| Project/Area Number |
04650318
|
|---|
| Research Category |
Grant-in-Aid for General Scientific Research (C)
|
| Allocation Type | Single-year Grants |
|---|
| Research Field |
情報工学
|
|---|
| Research Institution | KYUSHU UNIVERSITY |
|---|
Principal Investigator |
IWAMA Kazuo Kyushu U., CSCE Dept., Professor, 工学部, 教授 (50131272)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
SAWADA Sunao Kyushu U., CSCE Dept., Res.Associate, 工学部, 助手 (70235464)
|
|---|
| Project Period (FY) |
1992 – 1993
|
| Project Status |
Completed (Fiscal Year 1993)
|
| Budget Amount *help |
¥1,900,000 (Direct Cost: ¥1,900,000)
Fiscal Year 1993: ¥700,000 (Direct Cost: ¥700,000)
Fiscal Year 1992: ¥1,200,000 (Direct Cost: ¥1,200,000)
|
|---|
| Keywords | Conbinatorial Algorithms / Experimental Performance Evaluation / NP-Completeness / Securities / Local search / Computational Complexity / CAD |
|---|
| Research Abstract |
1. Our algorithms for generating test instances to evaluate the performances of SAT algorithms have been implemented. The generator consists of two independent generators, one for yes-instances and the other for no-instances. Also, the generator takes, as its input, several parameters such as the literal distribution, literal/vaviable ratio and the maximum number of solutions. Instances generated by our generator were included in the official benchmark of DIMACS and are being widely used.
2. As for the local search method for SAT, we introduced a new approach based on weighting clauses, which made a speed-up of 100 times or more when the number of vaviables is 40.
3. The same approach has been applied to the evaluation of logic optimizers. The idea of generating test circuits is to transform an initial (simple) circuit into a (complex) test circuit by applying repeatedly basic transformation rules that do not change the realized logic function. The first version was implemented and was used to test the common optimizer, SIS.Our paper was accepted for presentation at 31st ACM/IEEE DAC.
|
