| Project/Area Number |
06555112
|
|---|
| Research Category |
Grant-in-Aid for Developmental Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Research Field |
System engineering
|
|---|
| Research Institution | TOHOKU UNIVERSITY |
|---|
Principal Investigator |
NAKAJIMA Koji Research Inst. of Electrical Comm., Tohoku University Professor, 電気通信研究所, 教授 (60125622)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
YAMASHITA Tsutomu Research Inst. of Electrical Comm., Tohoku University Professor, 電気通信研究所, 教授 (30006259)
SAWADA Yasuji Research Inst. of Electrical Comm., Tohoku University Professor, 電気通信研究所, 教授 (80028133)
|
|---|
| Project Period (FY) |
1994 – 1995
|
| Project Status |
Completed (Fiscal Year 1995)
|
| Budget Amount *help |
¥8,000,000 (Direct Cost: ¥8,000,000)
Fiscal Year 1995: ¥3,100,000 (Direct Cost: ¥3,100,000)
Fiscal Year 1994: ¥4,900,000 (Direct Cost: ¥4,900,000)
|
|---|
| Keywords | Fluxon / Neural Network / Superconductor / Integrated Circuits / Variable Synapses / A / D Converter / Flux Quantum / SQUID / 時速量子 |
|---|
| Research Abstract |
We have designed and fabricated three types of Josephson integrated circuits ; a 3-bit neuron-based A/D converter, an RS flip-flop circuit, and extended phase-mode logic circuits.
The 3-bit neuron-based A/D converter comprises three neuron devices and three synapse devices which we have developed recently. The circuit has been integrated using a Nb/ AlOx/Nb junction process and tested with low-frequency analog input. We have presented the experimental operation in Appl. Phys. Lett. and IEEE Trans. Appl. Superconduct.
The RS flip-flop, which is designed for a memory device in superconducting neural networks, is composed of two superconducting neuron devices and two fixed synapse resistors. Numerical simulation results show its high speed operation up to 50GHz, which we have presented in IEICE Trans. Electron. Experimental results have been submitted to IEEE Trans. Appl. Superconduct.
The extended phase-mode logic (EPL) circuits are designed for control units in superconducting neural networks. The EPL circuits utilizes a single-flux-quantum as an information bit. Test results for an INHIBIT gate, which is one of universal operations in terms of Boolean algebra, has been published in IEEE Trans. Appl. Superconduct. Test results for a binaly counter circuit has been submitted to IEICE Trans. Electron.
|
