| Project/Area Number |
07455151
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
電子デバイス・機器工学
|
|---|
| Research Institution | HIROSHIMA UNIVERSITY |
|---|
Principal Investigator |
IWATA Atsushi HIROSHIMA UNIVERSITY,FACULTY OF ENGINEERING,PROFESSOR, 工学部, 教授 (30263734)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
YOKOYAMA Shin HIROSHIMA UNIVERSITY,NANO-DEVICE SYSTEM RESEARCH CENTER,PROFESSOR, ナノデバイス・システム研究センター, 教授 (80144880)
|
|---|
| Project Period (FY) |
1995 – 1996
|
| Project Status |
Completed (Fiscal Year 1996)
|
| Budget Amount *help |
¥7,200,000 (Direct Cost: ¥7,200,000)
Fiscal Year 1996: ¥3,400,000 (Direct Cost: ¥3,400,000)
Fiscal Year 1995: ¥3,800,000 (Direct Cost: ¥3,800,000)
|
|---|
| Keywords | PULSE MODULATION / PULSE WIDTH MODULATION / PULSE PHASE MODULATION / DATA TRANSFER / CMOS TECHNOLOGY / TRANSCEIVER CIRCUIT / GATE ARRAY / 回路設計 / 位相検出回路 / 位相同期回路 / 変復調回路 |
|---|
| Research Abstract |
In order to improve a bit rate and power efficiency for on-chip data transfer systems, data transceiver circuits using pulse modulation signals were developed. A pulse phase modulation (PPM) system has higher performance comparing with a pulse width modulation (PWM). However, PPM requires precision phase synchronizing circuit which consumes much power and chip area. A PWM data transceiver circuits were designed by using a 250-MHz, 4-phase delay locked loop technique, and a 1ns time resolution was obtained. It realizes 1Gbits/sec data rate with low power dissipation. For implementations by gate arrays, a PWM transceiver circuit utilizing only logic gates was developed. These transceiver circuits were described by hardware description language (HDL), and synthesized by logic synthesis tools. The circuits were evaluated by logic simulation (Verilog-XL) and circuits simulation (HSPICE). The PWM transceiver test chip was designed using a 0.5mum CMOS process. A Mask Layout was designed by standard cell design tools. A measurement technique for a 1ns timing accuracy and a bit error rate of the PWM transceiver was achieved using an arbitrary wave from generator and a logic analyzer. The measurements results of the test chip shows that maximum clock frequency and timing accuracy are almost as the same as the simulation results.
|
