| Project/Area Number |
09558113
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 展開研究 |
|---|
| Research Field |
Biomedical engineering/Biological material science
|
|---|
| Research Institution | Saitama University |
|---|
Principal Investigator |
TAKAHASHI Khorou Saitama Univ.Faculty of Eng.Professor Univ., Associate Professor, 工学部, 教授 (10124596)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
ISHIKAWA Seiichi Nihon Denki Medical Div.Section Chief, 医療機器事業部, 課長
HANDA Yasunobu Tohoku univ.School of Med.Professor, 医学部, 教授 (00111790)
HOSHIMIYA Nozomu Tohoku Univ.Faculty of Eng.Professor, 工学部, 教授 (50005394)
|
|---|
| Project Period (FY) |
1997 – 1998
|
| Project Status |
Completed (Fiscal Year 1998)
|
| Budget Amount *help |
¥1,700,000 (Direct Cost: ¥1,700,000)
Fiscal Year 1998: ¥1,700,000 (Direct Cost: ¥1,700,000)
|
|---|
| Keywords | Functional Electrical Stimulation / Custom Integrated Circuit / Restoration of Motor Function / Implantable System / FES / External Power Supply / FPGA |
|---|
| Research Abstract |
An implantable stimulation unit for multichannel functional electrical stimulation (FES) system applied to the restoration of motor functions has been developed. The stimulation unit implanted in the body is externally controlled and powered by an encoded carrier radio frequency of 1.23 MHz and a continuous frequency of 123 kHz, respectively. Up to 16 independently controlled stimulus output channels are provided, with output channel selection and stimulus pulse amplitude controlled externally by the information transmitted in a packet style. The information to check operating states of the implanted unit is also returned. This bi-directional communication system can increases reliability and safety of the implantable FES system. Miniaturization of the implanted unit has been realized by using MCM (Multi-Chip-Module) for analog circuit and the custom integrated circuit (IC) for digital circuit, respectively. The custom IC has been constructed by standard cell method, and 1.2 mum CMOS technology using 2 metal layers. The circuit was designed with the logic theory CAD tool by Cadence, the simulator by VerilogHDL, and the auto layout tool by CellEnsemble. The fabricated IC was constituted with the sells of 452 and the gates of 1347.
|
