• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Development of a Functional LSI Achieving Low-rate Multimedia Data Transmission.

Research Project

Project/Area Number 10450136
Research Category

Grant-in-Aid for Scientific Research (B).

Allocation TypeSingle-year Grants
Section一般
Research Field 電子デバイス・機器工学
Research InstitutionKYOTO UNIVERSITY

Principal Investigator

ONODERA Hidetoshi (1999-2000)  Department of Communications and Computer Engineering, KYOTO UNIVERSITY Professor, 情報学研究科, 教授 (80160927)

田丸 啓吉 (1998)  京都大学, 情報学研究科, 教授 (10127102)

Co-Investigator(Kenkyū-buntansha) KOBAYASHI Kazutoshi  Department of Communications and Computer Engineering, KYOTO UNIVERSITY Instructor, 情報学研究科, 助手 (70252476)
小野寺 秀俊  京都大学, 情報学研究科, 助教授 (80160927)
Project Period (FY) 1998 – 2000
Project Status Completed (Fiscal Year 2000)
Budget Amount *help
¥10,900,000 (Direct Cost: ¥10,900,000)
Fiscal Year 2000: ¥1,200,000 (Direct Cost: ¥1,200,000)
Fiscal Year 1999: ¥5,300,000 (Direct Cost: ¥5,300,000)
Fiscal Year 1998: ¥4,400,000 (Direct Cost: ¥4,400,000)
KeywordsDSP / Multimedia / Parallel Processing / Image Compression / Low-rate / VLSI / FMPP / 機能メモリ / 高速バス
Research Abstract

The main goal of this research project is to develop a multimedia communication system including low-power system-LSIs that are developed for real-time low-rate image compression and decompression.
This research develops two innovative results as follows.
(1) A Low-rate Video Compression Algorithm using Vector-Quantization : FRMSHVQ FRMSHVQ stands for fixed-rate multistage Hierarchical Vector Quantization. It can compress a 10fps. Q-CIF (176×144) video sequence to 29.2kbps. FRMSHVQ uses vector quantization instead of DCT on MPEG which feature enables easy decompression by using a table look-up compared with IDCT operation on MPEG.
(2) A Low-power DSP for FRMSHVQ : VP-DSP We have developed and implemented a low-power DSP for the FRMSHVQ algorithm called VP-DSP.VP-DSP stands for a vector-pipeline DSP.The register file of VP-DSP contains several long-bit (160-bit) registers for 16-parallel SIMD operations frequently used on FRMSHVQ.The implemented LSI works properly at 25MHz and 1.6V.The power dissipation is only 49mW for real-time encoding/decoding of a 10fps. QCIF video sequence.

Report

(4 results)
  • 2000 Annual Research Report   Final Research Report Summary
  • 1999 Annual Research Report
  • 1998 Annual Research Report
  • Research Products

    (15 results)

All Other

All Publications (15 results)

  • [Publications] H.Onodera,K.Kobayashi: "A Low-Power High-Performance Vector-Pipeline DSP for Low-Rate Video-phones"IEICE Transactions on Electronics. E84-C(2). 193-201 (2001)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] H.Onodera,K.Kobayashi: "A Vector-Pipeline DSP for Low-Rate Videophones."Proceedings of ASP-DAC 2001. 1-2 (2001)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] H.Onodera,K.Kobayashi: "Vector Quantization Processor for Mobile Video Communication."Proc.of 13th IEEE SOC/ASIC Conference 2000. 75-79 (2000)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] H.Onodera,K.Kobayashi: "Architecture and Performance Evaluation of a New Functional Memory : Functioal Memory for Addition"IEICE Transactions Fundamentals. E83-A(12). 2400-2408 (2000)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] H.Onodera,K.Kobayashi: "A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierachical Vector Quantization."IEICE Trans.on Fundemental. E82-A(2). 215-222 (1999)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] K.Kobayashi, M.Eguchi, T.Iwahashi, T.Shibayama, X.Li: "A Low-Power High-Performance Vector-Pipeline DSP for Low-Rate Videophones."IEICE Trans.on Electron. E84-C(2). 193-201 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] T.Iwahashi, T.Shibayama, M.Hahsimoto, K.Kobayashi, H.Onodera: "Vector Quantization Processor for Mobile Video Communication."Proc.of 13th IEEE SOC/ASIC Conference. 2000. 75-79 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] K.Kobayashi, M.Eguchi, T.Iwahashi, T.Shibayama, X.Li, K.Takai, H.Onodera: "A Vector-Pipeline DSP for Low-Rate Videophones."Proceedings of ASP-DAC. 2001. 1-2 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] K.Kobayashi, K.Terada, H.Onodera, K.Tamaru: "A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierarchical Vector Quantization."IEICE Trans.Fundamentals. vol.E82-A. 215-222 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] K.Terada, M.Takeuchi, K.Kobayashi, H.Onodera, K.Tamaru: "Real Time Low Bit-Rate Video Coding Algorithm Using Multi-Stage Hierarchical Vector Quantization."Proc.of the ICASSP ; International Conference on Accoustics. 2673-2676 (1998)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] H.Onodera,K.Kobayashi: "A Low-Power High-Performance Vector-Pipeline DSP for Low-Rate Videophones"IEICE Transactions on Electronics. E84-C(2). 193-201 (2001)

    • Related Report
      2000 Annual Research Report
  • [Publications] H.Onodera,K.Kobayashi: "Architecture and Performance Evaluation of a New Functional Memory : Functional Memory for Addition"IEICE Transactions Fundamentals. E83-A(12). 2400-2408 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] K.Kobayashi: "A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierachical Vector Quantization"IEICE Trans.on Fundemental. E82-A(2). 215-222 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 小林和淑: "ベクトル並列信号処理プロセッサ (VP-DSP) における設計環境"信学技法. Vol.99 No.658. 23-30 (2000)

    • Related Report
      1999 Annual Research Report
  • [Publications] K.Kobayashi: "A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierachical Vector Quantization." IEICE Trans.on Fundemental. E82-A(2)(掲載予定). (1999)

    • Related Report
      1998 Annual Research Report

URL: 

Published: 1998-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi