| Project/Area Number |
10558039
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B).
|
| Allocation Type | Single-year Grants |
|---|
| Section | 展開研究 |
|---|
| Research Field |
計算機科学
|
|---|
| Research Institution | Utsunomiya University |
|---|
Principal Investigator |
BABA Takanobu Utsunomiya University Professor, 工学部, 教授 (70092616)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
KATOH Shigeo Utsunomiya University, 工学部, 教授 (00143529)
OOTSU Kanemitsu Utsunomiya University, 工学部, 助手 (00292574)
YOSHINAGA Tsutomu University of Electro-Communications, 大学院情報システム学研究科(平成12年8月1日宇都宮大学より移動), 助教授 (60210738)
FUKUNAGA Yasushi Hitachi Research Laboratory, 日立研究所・情報制御第一研究部, 部長
KIMURA Yasunori Fujitsu Laboratories, Ltd., マルチメディアシステム研究所・アーキテクチャ研究部, 部長
NAKATA Toshiyuki NEC C&C Media Laboratories, C&Cメディア研究所・高性能コンピューティングテクノロジーグループ, 研究部長
山口 亨 宇都宮大学, 工学部, 助教授 (40251079)
|
|---|
| Project Period (FY) |
1998 – 2000
|
| Project Status |
Completed (Fiscal Year 2000)
|
| Budget Amount *help |
¥13,000,000 (Direct Cost: ¥13,000,000)
Fiscal Year 2000: ¥1,700,000 (Direct Cost: ¥1,700,000)
Fiscal Year 1999: ¥4,600,000 (Direct Cost: ¥4,600,000)
Fiscal Year 1998: ¥6,700,000 (Direct Cost: ¥6,700,000)
|
|---|
| Keywords | system-on-chip / speculative computation / multithread processor architecture / adaptive router architecture / parallel processing / 計算機システム構成 / マルチスレッド処理 |
|---|
| Research Abstract |
The A-NET project has designed and implemented a parallel object-oriented language, called A-NETL, and its processing systems. The systems have been implemented on three platforms, such as the A-NETL oriented multicomputer, a workstation cluster, and a commercially available parallel machine, AP1000.
Based on the results of the implementations, this research has designed and evaluated the A-NET multicomputer, using system-on-chip(SOC)technologies. Thus, the research includes the followings : (1)the evaluation of the various A-NETL implementations as the base of the research, (2)the design and evaluation of a multi-threaded, node processor architecture, (3)the design and evaluation of a new adaptive, router architecture, called Recover-x, (4)the SOC multicomputer architecture of the year 2005, and(5)the applications of the A-NETL multicomputer to various areas.
The results of these research indicate that(1)the SOC multicomputer is a promising architecture for future parallel machine, (2)the router should be included in an SOC node, and(3)there is a trade-off point between on-chip DRAM capacity and on-chip cache one.
|
