• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Research on high-performance microprocessor with distributed instruction-level parallelism

Research Project

Project/Area Number 10680348
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field 計算機科学
Research InstitutionNagoya University

Principal Investigator

ANDO Hideki  Graduate School of Engineering, Nagoya University, Associate Professor, 工学研究科, 助教授 (40293667)

Project Period (FY) 1998 – 2000
Project Status Completed (Fiscal Year 2000)
Budget Amount *help
¥3,300,000 (Direct Cost: ¥3,300,000)
Fiscal Year 2000: ¥600,000 (Direct Cost: ¥600,000)
Fiscal Year 1999: ¥600,000 (Direct Cost: ¥600,000)
Fiscal Year 1998: ¥2,100,000 (Direct Cost: ¥2,100,000)
Keywordsmicroprocessor / multiprocessor / instruction-level parallelism / thread-level parallelism
Research Abstract

The purposes of this study are to propose an architecture of a multi-processor that can efficiently exploit instruction-level parallelism for integer programs, and to develop compiler technologies that make the best use of that architecture. The achievements of this study are as follows. First, we have proposed an architecture integrated in a single chip that exploits globally distributed instruction-level rarallelism from multiple threads. Particularly, we have found a mechanism that can reduce the overhead of communication and synchronization among threads. Furthermore, we have improved branch predictors that are key components of a single processor, and have also improved both-path execution mechanisms to not excessively rely on branch prediction. Second, we have developed a compiler for our architecture so that the computer with our proposed architecture is widely used. Our compiler parallelizes a sequential program and optimizes it. The feature of our compiler is to extract parallelism at the basic block level unlike conventional compilers that extract parallelism at the loop level. Also, we have investigated the limit of parallelism in a program. From our investigation, we have confirmed that the amount of parallelism extracted at the basic block level is much larger than that extracted at the conventional loop level. We have also found that the performance of our compiler is much lower than the limit, leaving much room to improve.

Report

(4 results)
  • 2000 Annual Research Report   Final Research Report Summary
  • 1999 Annual Research Report
  • 1998 Annual Research Report
  • Research Products

    (34 results)

All Other

All Publications (34 results)

  • [Publications] 野口良太,森敦司,小林良太郎,安藤秀樹,島田俊夫: "分岐方向の偏りを利用し破壊的競合を低減する分岐予測機構"情報処理学会論文誌. Vol.40,No.5. 2119-2131 (1999)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] 小林良太郎,山田祐司,安藤秀樹,島田俊夫: "2レベル表方式による分岐先バッファ"情報処理学会論文誌. Vol.41,No.5. 1351-1359 (2000)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] 小林良太郎,小川行宏,岩田充晃,安藤秀樹,島田俊夫: "非数値計算応用向けスレッド・レベル並列処理マルチプロセッサ・アーキテクチャSKY"情報処理学会論文誌. Vol.42,No.2. 349-366 (2001)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi,Y.Yamada,H.Ando,and T.Shimada: "A Cost-Effective Branch Target Buffer with a Two-Level Table Organization"Proceedings of the Second International Symposium on Low-power and High-Speed Chips (COOL Chips II). 267 (1999)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi,M.Inata,Y.Ogawa,H.Ando,and T.Shimada: "An On-Chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism"Proceedings of the 25th EUROMICRO Conference. 432-440 (1999)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] 戸田聡,布施裕基,片山清和,安藤秀樹,島田俊夫: "値予測を用いた分岐予測"2000年並列処理シンポジウムJSPP2000. 237-244 (2000)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Noguchi, A.Mori, R.Kobayashi, H.Ando, and T.Shimada: "A Branch Prediction Schemc that Reduces Destructive Aliasing Using Branch Direction Bias"Transactions of Information Processing Society of Japan. vol.40, no.5. 2119-2131 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi, Y.Yamada, H.Ando, and T.Shimada: "A Branch Target Buffer with a Two-level Table Scheme"IPSJ Journal. vol.41, no.5. 1351-1359 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi, Y.Ogawa, M.Iwata, H.Ando, and T.Shimada: "A Multiprocessor Architecture SKY that Exploits Thread-Level Parallelism in Non-Numerical Applications"IPSJ Journal. vol.42, no.2. 349-366 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi, Y.Yamada, H.Ando, and T.Shimada: "A Cost-Effective Branch Target Buffer with a Two-Level Table Organization"Proceedings of the Second International Symposium on Low-Power and High-Speed Chips. 267 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] R.Kobayashi, M.Iwata, Y.Ogawa, H.Ando, and T.Shimada: "An On-Chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism"Proceedings of the 25th EUROMICRO Conference. 432-440 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] S.Toda, Y.Fuse, K.Katayama, H.Ando, and T.Shimada: "Branch Prediction using Value Prediction"Proceedings of the Joint Symposium on Parallel Processing 2000. 237-244 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2000 Final Research Report Summary
  • [Publications] 小林良太郎,山田祐司,安藤秀樹,島田俊夫: "2レベル表方式による分岐先バッファ"情報処理学会論文誌. 41・5. 1351-1359 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] 嶋田創,安藤秀樹,島田俊夫: "クロスバスイッチをなくしたマルチバンクキャッシュ"2000年並列処理シンポジウムJSPP2000. 107-114 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] 戸田聡,布施裕基,片山清和,安藤秀樹,島田俊夫: "値予測を用いた分岐予測"2000年並列処理シンポジウムJSPP2000. 237-244 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] 片山清和,安藤秀樹,島田俊夫: "分岐フィルタリングによる両パス実行性能の改善"2000年並列処理シンポジウムJSPP2000. 253-260 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] 加納正晃,小林良太郎,安藤秀樹,島田俊夫: "非数値計算プログラムにおけるスレッド・レベル並列の限界"情報処理学会研究報告2000-ARC-140. 55-60 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] 小林良太郎,小川行宏,岩田充晃,安藤秀樹,島田俊夫: "非数値計算応用向けスレッド・レベル並列処理マルチプロセッサ・アーキテクチャSKY"情報処理学会論文誌. 42・2. 349-366 (2001)

    • Related Report
      2000 Annual Research Report
  • [Publications] Ryotaro Kobayashi: "A Cost-Effective Branch Target Buffer with a Two-Level Table Organization"Proceedings of the Second International Symposium on Low-power and High-Speed Chips. 267-267 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 野口良太: "分岐方向の偏りを利用し破壊的競合を低減する分岐予測機構"情報処理学会論文誌. 40・5. 2119-2131 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 橋本敬介: "命令キャッシュミス削減のための基本ブロック単位でのコード再配置手法"1999年並列処理シンポジウム JSPP'99. 31-38 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 山田祐司: "2レベル表構成の導入による分岐先バッファの容量削減"1999年並列処理シンポジウム JSPP'99. 103-110 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 小林良太郎: "デークフロー・グラフの最長パスに着目したクラスタ化スーパスカラ・プロセッサにおける命令発行機構"情報処理学会研究報告. 99ARC・134. 181-186 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] Ryotaro Kobayashi: "An On-chip Multiprocessor Architecture with a Non-Blocking Synchronization Mechanism"Proceedings of the 25th EUROMICRO Conference. 432-440 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 小川行宏: "オンチップマルチプロセッサアーキテクチャ SKYの評価"情報処理学会研究報告. 99ARC・135. 17-24 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 嶋田創: "クロスバスイッチをなくしたマルチバンクキャッシュ"情報処理学会研究報告. 99ARC・135. 75-80 (1999)

    • Related Report
      1999 Annual Research Report
  • [Publications] 片山清和: "分岐フィルタリングによる両パス実行性能の改善"2000年並列処理シンポジウムJSPP2000. (発表予定). (2000)

    • Related Report
      1999 Annual Research Report
  • [Publications] 戸田聡: "値予測を用いた分岐予測"2000年並列処理シンポジウムJSPP2000. (発表予定). (2000)

    • Related Report
      1999 Annual Research Report
  • [Publications] 嶋田創: "クロスバスイッチをなくしたマルチバンクキャッシュ"2000年並列処理シンポジウムJSPP2000. (発表予定). (2000)

    • Related Report
      1999 Annual Research Report
  • [Publications] 森敦司: "動的に破壊的競合を削減する分岐予測機構に関する検討" 電子情報通信学会技術研究報告. 98DSP・89. 27-34 (1998)

    • Related Report
      1998 Annual Research Report
  • [Publications] 山田祐司: "分岐先アドレスの性質を利用した2レベル表による分岐先バッファの容量削減" 情報処理学会研究報告. 98ARC・131. 59-64 (1998)

    • Related Report
      1998 Annual Research Report
  • [Publications] 橋本敬介: "コード再配置による命令キャッシュミスの削減" 情報処理学会研究報告. 145-150 (1999)

    • Related Report
      1998 Annual Research Report
  • [Publications] 山田祐司: "2レベル表構成の導入による分岐先バッファの容量削減" 情報処理学会並列処理シンポジウム. 発表予定. (1999)

    • Related Report
      1998 Annual Research Report
  • [Publications] 橋本敬介: "命令キャッシュミス削減のための基本ブロック単位でのコード再配置手法" 情報処理学会並列処理シンポジウム. 発表予定. (1999)

    • Related Report
      1998 Annual Research Report

URL: 

Published: 1998-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi