• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

超高スループット動画像エンコーダーの最適化設計の研究

Research Project

Project/Area Number 11J01301
Research Category

Grant-in-Aid for JSPS Fellows

Allocation TypeSingle-year Grants
Section国内
Research Field System engineering
Research InstitutionWaseda University

Principal Investigator

周 金佳  早稲田大学, 情報生産システム研究センター, 次席研究員

Project Period (FY) 2011 – 2014-03-31
Project Status Completed (Fiscal Year 2013)
Budget Amount *help
¥1,900,000 (Direct Cost: ¥1,900,000)
Fiscal Year 2013: ¥600,000 (Direct Cost: ¥600,000)
Fiscal Year 2012: ¥600,000 (Direct Cost: ¥600,000)
Fiscal Year 2011: ¥700,000 (Direct Cost: ¥700,000)
Keywords8kx4k / 動き予測 / アーキテクチャ / 8Kx4k / motion estimation / MEエンジン / DRAMトラフィック / 消費電力
Research Abstract

すでに放送サービスを開始しているフルハイビジョン(1920x1080)の4倍、16倍の超高精細動画像は、次世代の画像アプリケーションで利用されることが有望視されている。本年度の研究は、開発した動き予測エンジンと並列エンジンをもとに、8kx4k@60fpsのリアルタイムでエンコードするチップを開発した。
平成23と24年度に開発した動き予測エンジンと並列エンジンの結果を基にして、動き予測デザインを統合した。提案した方法の導入することで、開発した動き予測アーキテクチャを、ハードウエア記述言語HDLコードで記述し、FPGAプラットフォーム上で本デザインのFPGA評価を行った。FPGAはソフトウェアモデルよりはるかに速いので、多くのビデオシーケンスにたいして実験することが可能である。FPGAを利用して、シミュレーションによって設計した動き予測アーキテクチャの機能を検証した。
一方では、40nm CMOS技術で、設計を合成、配置配線し、チップの面積と消費電力をシミュレーションレベルで性能を確認した。それによって、設計したアーキテクチャが実際のASICで実装されました。試作したチップはスループット、回路規模、クロックスピード、消費電力の観点から評価を行った。
さらに、動き予測の演算量と消費電力量の削減について、得られた結果を取りまとめ、成果を国際会議と雑誌で発表しました。

Current Status of Research Progress
Current Status of Research Progress

2: Research has progressed on the whole more than it was originally planned.

Reason

計画を合理的に策定しました。遭遇した問題が順調に解決されました。

Strategy for Future Research Activity

開発したMEエンジンと並列エンジンをもとに、他の機能(例えば、イントラ予測, CABAC等)を含めて1チップ上に実装し、8kx4kエンコーダチップを試作する。

Report

(3 results)
  • 2013 Annual Research Report
  • 2012 Annual Research Report
  • 2011 Annual Research Report
  • Research Products

    (17 results)

All 2014 2013 2012 2011

All Journal Article (6 results) (of which Peer Reviewed: 6 results,  Open Access: 1 results) Presentation (11 results)

  • [Journal Article] A 1.59Gpixel/s motion estimation processor with -211-to-211 search range for UHDTV video encoder2014

    • Author(s)
      Dajiang Zhou, Jinjia Zhou, Gang He, and Satoshi Goto
    • Journal Title

      IEEE Journal of Solid-State Circuits

      Volume: 9 Issue: 4 Pages: 827-837

    • DOI

      10.1109/jssc.2013.2293136

    • Related Report
      2013 Annual Research Report
    • Peer Reviewed / Open Access
  • [Journal Article] High-performance H.264/AVC intra prediction architecture for Ultra-HD video applications2013

    • Author(s)
      Gang He, Dajiang Zhou, Wei Fei, Zhixiang Chen, Jinjia Zhou, and Satoshi Goto
    • Journal Title

      IEEE Transactions on Very Large Scale IntegrationSystem

      Volume: 99 Issue: 1 Pages: 1-14

    • DOI

      10.1109/tvlsi.2012.2235090

    • Related Report
      2013 Annual Research Report 2012 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A dual-mode deblocking filter design for HEVC and H. 264/AVC2013

    • Author(s)
      Muchen Li, Jinjia Zhou, Dajiang Zhou, Xiao Peng, and Satoshi Goto
    • Journal Title

      IEICE Transactions on Fundamentals

      Volume: E96.A Pages: 1366-1375

    • Related Report
      2013 Annual Research Report
    • Peer Reviewed
  • [Journal Article] Cache based motion compensation architecture for quad-HD H.264/AVC video decoder2011

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto
    • Journal Title

      IEICE Transactions on Electronics

      Volume: E49-C Pages: 439-447

    • Related Report
      2011 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A 530Mpixels/s 4096x2160@60fps H.264/AVC high profile video decoder chip2011

    • Author(s)
      Dajiang Zhou, Jinjia Zhou, Xun He, Jiayi Zhu, Ji Kong, Peilin Liu, Satoshi Goto
    • Journal Title

      IEEE Journal of Solid-State Circuits

      Volume: 46 Pages: 777-788

    • Related Report
      2011 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A 530Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder2011

    • Author(s)
      Gang He, Dajiang Zhou, Jinjia Zhou, Tianruo Zhang, Satoshi Goto
    • Journal Title

      IEICE Trans.Electronics

      Volume: E94-C Pages: 419-427

    • Related Report
      2011 Annual Research Report
    • Peer Reviewed
  • [Presentation] A high-performance CABAC encoder architecture for HEVC and H. 264/AVC2013

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, Wei Fei, and Satoshi Goto
    • Organizer
      IEEE International Conference on Image Processing
    • Place of Presentation
      Melbourne, Australian
    • Year and Date
      2013-09-15
    • Related Report
      2013 Annual Research Report
  • [Presentation] A 1.59Gpixel/s motion estimation processor with -211-to-211 search range for UHDTV video encoder2013

    • Author(s)
      Jinjia Zhou
    • Organizer
      IEEE SSCS Japan Chapter
    • Place of Presentation
      Tokyo, Japan
    • Year and Date
      2013-07-12
    • Related Report
      2013 Annual Research Report
  • [Presentation] A 1.59Gpixel/s motion estimation processor with -211-to-211 search range for UHDTV video encoder2013

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, Gang He, and Satoshi Goto
    • Organizer
      Symposium on VLSI Circuits
    • Place of Presentation
      Kyoto, Japan
    • Year and Date
      2013-06-12
    • Related Report
      2013 Annual Research Report
  • [Presentation] A 1.59Gpixel/s Motion Estimation Processor with -21 l-to-211 Search Range for UHDTV Video Encode2013

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, Gang He, and Satoshi Goto
    • Organizer
      Symposium on VLSI Circuits
    • Place of Presentation
      Kyoto Japan(発表確定)
    • Year and Date
      2013-06-12
    • Related Report
      2012 Annual Research Report
  • [Presentation] A 24.5-53.6pJ/pixel 4320p 6ofps H.264/AVC intra-frame video encoder chip in 65nm CMOS2013

    • Author(s)
      Dajiang Zhou, Gang He, Wei Fei, Zhixian Chen, Jinjia Zhou,and Satoshi Goto
    • Organizer
      Asia and South Pacific Design Automation Conference
    • Place of Presentation
      Yokohama Japan
    • Year and Date
      2013-01-23
    • Related Report
      2012 Annual Research Report
  • [Presentation] De-blocking filer design for HEVC and H.264/AVC2012

    • Author(s)
      Muchen Li, Jinjia Zhou, Xiao Peng, Dajiang Zhou, and Satoshi Goto
    • Organizer
      Pacific Rim Conference on Multimedia
    • Place of Presentation
      Singapore
    • Year and Date
      2012-12-05
    • Related Report
      2012 Annual Research Report
  • [Presentation] Interlaced asymmetric search range assignment for bidirectional motion estimation2012

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, and Satoshi Goto
    • Organizer
      IEEE International Conference on Image Processing
    • Place of Presentation
      Orlando USA
    • Year and Date
      2012-09-30
    • Related Report
      2012 Annual Research Report
  • [Presentation] De-blocking filter for HEVC with skipping mode2012

    • Author(s)
      Muchen Li, Jinjia Zhou, Xiao Peng, and Satoshi Goto
    • Organizer
      International Technical Conference on Circuits/Systems, Computers and Communications
    • Place of Presentation
      Sapporo Japan
    • Year and Date
      2012-07-18
    • Related Report
      2012 Annual Research Report
  • [Presentation] A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC2012

    • Author(s)
      Dajiang Zhou, Gang He, Wei Fei, Zhixiang Chen, Jinjia Zhou, and Satoshi Goto
    • Organizer
      Symposium on VLSI Circuits
    • Place of Presentation
      Honolulu USA
    • Year and Date
      2012-06-15
    • Related Report
      2012 Annual Research Report
  • [Presentation] A 2Gpixel/s H.264/AVC HP/MVC Video Decoder Chip for Super Hi-Vision and 3DTV/FTV Applications2012

    • Author(s)
      Dajiang Zhou, Jinjia Zhou, Jiayi Zhu, Peilin Liu, Satoshi Goto
    • Organizer
      International Solid-State Circuits Conference
    • Place of Presentation
      USA
    • Related Report
      2011 Annual Research Report
  • [Presentation] A 16-65 Cycles/MB H.264/AVC Motion Compensation Architecture for Quad-HD Applications2011

    • Author(s)
      Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto
    • Organizer
      European Signal Processing Conference
    • Place of Presentation
      Spain
    • Related Report
      2011 Annual Research Report

URL: 

Published: 2011-12-12   Modified: 2024-03-26  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi