| Budget Amount *help |
¥2,000,000 (Direct Cost: ¥2,000,000)
Fiscal Year 2001: ¥700,000 (Direct Cost: ¥700,000)
Fiscal Year 2000: ¥1,300,000 (Direct Cost: ¥1,300,000)
|
|---|
| Research Abstract |
High frequency digital circuits connected by interconnects sometimes have serious problems of fault switching by the time delays, crosstalks and reflections of the signals. Therefore, it is important to develop the user friendly simulator using SPICE. Although the moment matching method is now widely used for the reduction technique of transmission lines, it may have large error for the pole estimations far from the origin in complex plane. In this research, we have proposed a new technique for calculating the exact poles and the residues, and constructing the asymptotic equivalent circuit, which is familiar with a circuit simulator SPICE. We proposed the technique at the special section of ECCTD'01.
It is also very important problem for circuit designs to find out multiple solution of DC circuits. There are many circuits such as flip-flop, Schmitt-trigger and negative resistance circuits having multiple solutions. We have developed a very simple simulator based on Newton homotopy method, and the paper will be published by IEEE Trans. Computer Aided Design, Vol.21, No.3, 2002.
We also proposed an efficient algorithm for getting steady-state responses which can be applied to ICs containing parasitic elements. The paper was published Trans. IEICE, Fundamentals, Vol.E83-A, No.6, 2000.
All the simulators that we have developed are very simple, efficient and user friendly because of the SPICE oriented algorithms.
|
