• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Research on Mutithreaded Machine with Reconfigurable Hardware

Research Project

Project/Area Number 12680326
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field 計算機科学
Research InstitutionUniversity of Tsukuba

Principal Investigator

YANAGUCHI Yoshinori  University of Tsukuba, Institute of Information Sciences and Electrinics, Professor., 電子・情報工学系, 教授 (00312827)

Co-Investigator(Kenkyū-buntansha) KODAMA Yuetsu  National Institute of Advanced Industrial Science and Technology, Grid Research Center, Senior Researcher, グリッド研究センター, 主任研究員 (80356998)
MAEDA Atsushi  University of Tsukuba, Institute of Information Sciences and Electrinics,, 電子・情報工学系, 講師 (50293139)
Project Period (FY) 2000 – 2001
Project Status Completed (Fiscal Year 2001)
Budget Amount *help
¥3,600,000 (Direct Cost: ¥3,600,000)
Fiscal Year 2001: ¥1,400,000 (Direct Cost: ¥1,400,000)
Fiscal Year 2000: ¥2,200,000 (Direct Cost: ¥2,200,000)
KeywordsMulththread / Reconfigurable device / FPGA / Encryption / Rijndael / 可変ハードウェア / ハードウェア / ソフトウェア協調 / ハードウェア記述言語 / 暗号化 / 並列処理
Research Abstract

A fundamental research on developing an efficient multithreaded parallel architecture is studied. The special feature of this architecture is to combine the software threads and hardware functions totally and execute them efficiently. The reconfigurable device such as FPGA is a good candidate for implementing hardware functions which are compiled from software representations. Two topics are studied in this research. The first one is to evaluate the utilization of FPGA devices for this purpose. The crypt system is taken as one of the applications. The Rijndael crypt system which is selected as a new Advanced Encryption Standard (AES) is implemented and evaluated as a practical application on FPGA. The second one is to evaluate the effectiveness of translator from software representations to the hardware representations. A prototype of the translator is implemented which can translate sentences written in limited C language into the hardware representation in Verilog.

Report

(3 results)
  • 2001 Annual Research Report   Final Research Report Summary
  • 2000 Annual Research Report
  • Research Products

    (12 results)

All Other

All Publications (12 results)

  • [Publications] Sohn, A., Kodama, Y., Ku, J.Y., Sato, M., Yamaguchi, Y.: "Tolerating Communication Latency through Dynamic Thread Invocation in a Multithreaded Architecture"Springer LCNS. 1808. 525-552 (2001)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] 栗原純, 前田敦司, 山口喜教: "AES暗号系Rijndaelのハードウエアによる実装について"情報処理学会第59回全国大会予稿集. 6N-9 (2001)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] 栗原 純, 丹羽 雄平, 前田 敦司, 山口 喜教: "AES暗号方式のハードウエアによる実装と評価"並列処理シンポジウムJSPP2002予稿集. (2002)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] Sohn. A., Kodama,Y., Ku,J.Y., Sato, M., Yamaguchi. Y.: "Tolerating Communication Latency through Dynamic Thread, Invocation in a Multithreaded Architecture"Springer LCNS. 1808. 525-552 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] Kurihara, J., Maeda.A., Yamaguchi, Y.: "Hardware Implementation of AES Cryptsystem Rijndael (in Japanese)"Proc. 59th IPSJ National Convention. 6N-9. (2002)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] Kurihara, J., Maeda.A., Niwa,Y., Yamaguchi, Y.: "Hardware Implementation od AES Cryptsystems and Evaluation (in Japanese)"Proc. JSPP 2002. 173-174 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2001 Final Research Report Summary
  • [Publications] 栗原純, 前田敦司, 山口喜教: "AES暗号方式Rijndaelのハードウェアによる実装について"情報処理学会第62回全国大会講演論文集. 6N-9 (2001)

    • Related Report
      2001 Annual Research Report
  • [Publications] 佐谷野健二, 片下敏敏, 小池汎平, 児玉祐悦, 坂根広史, 甲村康人: "大容量FPGAの応用によるマルチプロセッサエミュレーションシステムの開発"情報処理学会研究報告(HOKKE2001). 2000-ARC-14. 7-12 (2001)

    • Related Report
      2001 Annual Research Report
  • [Publications] 栗原純, 前田敦司, 山口喜教: "AES暗号方式Rijndaelのハードウェアによる実装について"並列処理シンポジウムJSPP2001 論文集. 79-80 (2001)

    • Related Report
      2001 Annual Research Report
  • [Publications] 坂根広史,本多弘樹,弓場敏嗣,児玉祐悦,山口喜教: "細粒度通信機構を持つ並列計算機EM-Xにおける共有メモリプログラムの効率的実行"情報処理学会論文誌. 41,SIG8(HPS 2). 1-14 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] Sakane,H.,Honda,H.,Yuba,T.,Kodama,Y.and Yamaguchi,Y.: "EFFICIENT EXECUTION TECHNIQUES OF SHARED MEMORY PROGRAMS ON THE EM-X DISTRIBUTED MEMORY MULTIPROCESSOR"Proc.Int.Conf.on Parallel and Distributed Computing and Systems (PDCS2000). 695-704 (2000)

    • Related Report
      2000 Annual Research Report
  • [Publications] Nikolova K.,Maeda,A.,Sowa,M.: "Parallelism-Independent Scheduling Method"Trans, IEICE. E83-A,6. 1138-1150 (2000)

    • Related Report
      2000 Annual Research Report

URL: 

Published: 2000-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi