• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Research and Development of Flexible Hardware and Remote Reconfiguration Techniques

Research Project

Project/Area Number 14390041
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field 広領域
Research InstitutionKumamoto University

Principal Investigator

SUEYOSHI Toshinori  Kumamoto University, Faculty of Engineering, Professor, 工学部, 教授 (00117136)

Co-Investigator(Kenkyū-buntansha) KUGA Morihiro  Kumamoto University, Faculty of Engineering, Associate Professor, 工学部, 助教授 (80243989)
SHIBAMURA Hidetomo  Kumamoto University, Faculty of Engineering, Research Associate, 工学部, 助手 (10264136)
Project Period (FY) 2002 – 2004
Project Status Completed (Fiscal Year 2004)
Budget Amount *help
¥11,000,000 (Direct Cost: ¥11,000,000)
Fiscal Year 2004: ¥1,800,000 (Direct Cost: ¥1,800,000)
Fiscal Year 2003: ¥3,100,000 (Direct Cost: ¥3,100,000)
Fiscal Year 2002: ¥6,100,000 (Direct Cost: ¥6,100,000)
KeywordsFlexible Hardware / Remote Reconfiguration / Reconfigurable Computing / Remote Logic Analyzer / Field Programmable Gate Array / FPGA Device Architecture / リコンフィギャラプル・コンピューティング / リコンフィギャラフブル・コンピューティング
Research Abstract

The effectiveness of reconfigurable computing, a new computing paradigm and the potential abilities of reconfigurable logic device were worked out from the practical experiments and the quantitative evaluations in the research and development of flexible hardware and remote reconfiguration techniques. The following are major results in each research section.
(1)Study on device architecture for flexible hardware
A mechanism of run-time reconfiguration with available LSI integration was considered. New device architecture was proposed and its effectiveness was confirmed from the evaluation.
(2)Development of remote reconfiguration techniques and applied experiments
A device reconfiguration API which is independent on platforms was developed to realize remote reconfiguration, and the usefulness was shown through applied experiment using remote logic analyzer.
(3)Development of reconfigurable computing support software
Guidelines for design and development of technology mapping and place and rou … More te techniques toward next generation reconfigurable logic was made from the results of related researches and the evaluation with current EDA tools.
(4)Design and prototyping of reconfigurable logic
A simulation environment to investigate performance and power consumption according to device organization and hardware design tool suitable for proposed architecture were developed. A next generation FPGA was designed and was also evaluated through applicable experiment.
(5)Development of software development environment and adapting to reconfigurable logic
A development environment based on hardware/software co-design scheme which realizes cooperative synthesis of hardware and software from system description was developed, and its effectiveness was confirmed by using evaluation platform with embedded processor FPGA.
(6)Experiment toward practical use of reconfigurable computing including remote reconfiguration
Guidelines for practical use were cleared through building system using remote reconfiguration techniques and feasibility experiment with practical application having security facilities. Less

Report

(4 results)
  • 2004 Annual Research Report   Final Research Report Summary
  • 2003 Annual Research Report
  • 2002 Annual Research Report
  • Research Products

    (29 results)

All 2005 2004 2003 2002 Other

All Journal Article (17 results) Publications (12 results)

  • [Journal Article] Adopting the Small-World Network in Routing Structure of FPGA2005

    • Author(s)
      M.Iida, S.Abe, H.Tsukiashi, R.Ogata, T.Sueyoshi
    • Journal Title

      International Workshop on Applied Reconfigurable Computing 2005 (ARC2005)

      Pages: 92-98

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Annual Research Report 2004 Final Research Report Summary
  • [Journal Article] Adopting the Small-World Network in Routing Structure of FPGA2005

    • Author(s)
      M.Iida, S.Abe, H.Tsukiashi, R.Ogata, T.Sueyoshi
    • Journal Title

      International Workshop on Applied Reconfigurable Computing 2005 (ARC 2005)

      Pages: 92-98

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] EXPRESS-1:A Dynamically Reconfigurable Platform using Embedded Processor FPGA2004

    • Author(s)
      H.Shibamura, M.Fukuyama, D.Uchida, S.Ikeda, M.Kuga, T.Sueyoshi
    • Journal Title

      2004 IEEE International Conference on Field-Programmable Technology (FPT2004)

      Pages: 209-216

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] FPGA Remote-Reconfiguration and Remote Logic Analyzer2004

    • Author(s)
      K.Nagata, K.Tashiro, H.Shibamura, N.Kuga, T.Sueyoshi
    • Journal Title

      The 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2004)

    • NAID

      110003178652

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] EXPRESS-1 : A Dynamically Reconfigurable Platform using Embedded Processor FPGA2004

    • Author(s)
      H.Shibamura, M.Fukuyama, D.Uchida, S.Ikeda, M.Kuga, T.Sueyoshi
    • Journal Title

      2004 IEEE International Conference on Field-Programmable Technology (FPT 2004)

      Pages: 209-216

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] FPGA Remote-Reconfiguration and Remote Logic Analyzer2004

    • Author(s)
      K.Nagata, K.Tashiro, H.Shibamura, M.Kuga, T.Sueyoshi
    • Journal Title

      The 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2004) 6D3L-5

    • NAID

      110003178652

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] EXPRESS-1 : A Dynamically Reconfigurable Platform using Embedded Processor FPGA2004

    • Author(s)
      H.Shibamura, M.Fukuyama, D.Uchida, S.Ikeda, M.Kuga, T.Sueyoshi
    • Journal Title

      2004 IEEE International Conference on Field-Programmable Technology (FPT2004)

      Pages: 209-216

    • Related Report
      2004 Annual Research Report
  • [Journal Article] リモート・ロジックアナライザIPのFPGA実装と評価2004

    • Author(s)
      池田征司, 永田和生, 柴村英智, 久我守弘, 末吉敏則
    • Journal Title

      電子情報通信学会技術報告(デザインガイア2004) Vol.104・No.476

      Pages: 65-70

    • NAID

      110003206307

    • Related Report
      2004 Annual Research Report
  • [Journal Article] 動的再構成システムのための機能ローディング機構の開発2004

    • Author(s)
      内田大輔, 福山真幸, 池田征司, 柴村英智, 久我守弘, 末吉敏則
    • Journal Title

      電子情報通信学会コンピュータシステム研究専門委員会所属第2種研究会第4回リコンフィギャラブルシステム研究会論文集

      Pages: 162-172

    • Related Report
      2004 Annual Research Report
  • [Journal Article] FPGA Remote-Reconfiguration and Remote Logic Analyzer2004

    • Author(s)
      K.Nagata, K.Tashiro, H.Shibamura, M.Kuga, T.Sueyoshi
    • Journal Title

      The 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2004)

    • NAID

      110003178652

    • Related Report
      2004 Annual Research Report
  • [Journal Article] 次世代リコンフィギャラブル・ロジック向けクラスタリングツールの開発2004

    • Author(s)
      池田裕介, 木幡雅貴, 飯田全広, 末吉敏則
    • Journal Title

      第17回 回路とシステム 軽井沢ワークショップ論文集

      Pages: 242-252

    • Related Report
      2004 Annual Research Report
  • [Journal Article] A Shape Evaluation of Circuit Area for Reconfigurable Logic Device2003

    • Author(s)
      Nasahiro Iida, Toshinori Sueyoshi
    • Journal Title

      The 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003) Vol.3

      Pages: 1595-1598

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Reconfigurable Computing System using ARM Embedded Processor2003

    • Author(s)
      H.Shibamura, N.Hashiguchi, D.Uchida, M.Kuga, T.Sueyoshi
    • Journal Title

      第2回 情報科学技術フォーラム Forum on Information Technology (FIT2003)情報技術レターズ LC-002

      Pages: 49-51

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Shape Evaluation of Circuit Area for Reconfigurable Logic Device2003

    • Author(s)
      Masahiro Iida, Toshinori Sueyoshi
    • Journal Title

      The 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003) Vol.3

      Pages: 1595-1598

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Reconfigurable Computing System using ARM Embedded Processor2003

    • Author(s)
      H.Shibamura, N.Hashiguchi, D.Uchida, M.Kuga, T.Sueyoshi
    • Journal Title

      Forum on Information Technology (FIT 2003) LC-002

      Pages: 49-51

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] リコンフィギャラブル・ロジック向き論理ブロックの提案と評価2002

    • Author(s)
      飯田全広, 末吉敏則
    • Journal Title

      情報処理学会論文誌 43-5

      Pages: 1181-1190

    • NAID

      110002726346

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Proposal and Evaluation of a Logic Block Architecture for Reconfigurable Logic2002

    • Author(s)
      Masahiro Iida, Toshinori Sueyoshi
    • Journal Title

      IPSJ Journal Vol.43, No.5

      Pages: 1181-1190

    • NAID

      110002726346

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Publications] H.Shibamura, N.Hashiguchi, D.Uchida, M.Kuga, T.Sueyoshi: "A Reconfigurable Computing System using ARM Embedded Processor"第2回 情報科学技術フォーラム Forum on Information Technology (FIT2003)情報技術レターズ. LC-002. 49-51 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] Masahiro Iida, Toshinori Sueyoshi: "A Shape Evaluation of Circuit Area for Reconfigurable Logic Device"Proc.of the 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003). Vol.3. 1595-1598 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] M.Kuga, M.Harada, Y.Ishii, Y.Kujuro, H.Shibamura, T.Sueyoshi: "Teaching Materials for System Level Design Education"Proc.of the 2003 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003). Vol.3. 1642-1645 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] 池田祐介, 阿部晋也, 緒方綾二, 柴村英智, 飯田全広, 久我守弘, 末吉敏則: "次世代リコンフィギャラブル・ロジック向けクラスタリングツールの開発"電子情報通信学会コンピュータシステム研究専門委員会所属第2種研究会 第1回リコンフイギャラブルシステム研究会論文集. 185-192 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] 飯田全広, 緒方綾二, 阿部晋也, 末吉敏則: "次世代リコンフィギャラブル・ロジック向き配線構造の提案"電子情報通信学会コンピュータシステム研究専門委員会所属第2種研究会 第2回リコンフィギャラブルシステム研究会論文集. 28-33 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] 末吉敏則, 永田和生, 田代輝, 柴村英智, 久我守弘, 身次茂: "FPGA遠隔再構成とリモート・ロジックアナライザの開発"第11回FPGA/PLD Design Conferenceユーザプレゼンテーション論文集. 105-112 (2004)

    • Related Report
      2003 Annual Research Report
  • [Publications] 飯田全広, 末吉敏則: "リコンフィギャラブル・ロジック向き論理ブロックの提案と評価"情報処理学会論文誌. 43・5. 1181-1190 (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] Masahiro Iida, Toshinori Sueyoshi: "A Proposal of Programmable Logic Architecture for Reconfigurable Computing"Proc.of ITC-CSCC. Vol3. 1547-1550 (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] Toshinori Sueyoshi, Morihiro Kuga, Hidetomo Shibamura: "KITE Microprocessor and CAE for Computer Science"Systems and Computers in Japan. 33・18. 64-74 (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] 柴村英智, 土黒功司, 早稲田龍司, 久我守弘, 末吉敏則: "ソフトコアプロセッサを用いたFPGAマルチプロセッサの実効可能性について"2002年電子情報通信学会基礎・境界ソサイエティ大会. SA-1・5. (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] 柴村英智, 土黒功司, 早稲田龍司, 久我守弘, 末吉敏則: "ソフトコアプロセッサによるFPGAマルチプロセッサの実行可能性"電気関係学会九州支部連合大会講演論文集. 1121. 591-591 (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] 武田直樹, 身次茂, 柴村英智, 久我守弘, 末吉敏則: "FPGA遠隔再構成技術によるリモート・ロジックアナラィザの開発"第17回熊本県産学官技術交流会講演論文集. 36-37 (2003)

    • Related Report
      2002 Annual Research Report

URL: 

Published: 2002-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi