• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Asynchronous Hardware Neural Networks with Pulse-type Chaotic Neuron Models

Research Project

Project/Area Number 14550334
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field 電子デバイス・機器工学
Research InstitutionNihon University

Principal Investigator

SEKINE Yoshifumi  Nihon University, College of Science and Technology, Professor, 理工学部, 教授 (90059965)

Co-Investigator(Kenkyū-buntansha) SAEKI Katsutoshi  Nihon University, College of Science and Technology, Lecturer, 理工学部, 講師 (60256807)
Project Period (FY) 2002 – 2004
Project Status Completed (Fiscal Year 2004)
Budget Amount *help
¥2,900,000 (Direct Cost: ¥2,900,000)
Fiscal Year 2004: ¥1,300,000 (Direct Cost: ¥1,300,000)
Fiscal Year 2003: ¥900,000 (Direct Cost: ¥900,000)
Fiscal Year 2002: ¥700,000 (Direct Cost: ¥700,000)
KeywordsPulse-type / Chaos / Neuron Model / Neural Network / Asynchronous / Active Dendrite Model / Synaptic Model / Analog Circuit / 能動性 / 環状
Research Abstract

Brain subsystems have a high degree of information processing ability, namely recognition and learning. But, the information processing functions have not been clarified as yet. So various neuron models and artificial neural networks have been studied in order to clarify the information processing functions of biological neural networks, and apply them to engineering problems. Artificial neural networks performing similarly to the human brain are required for constructing an information processing system of brain-type using the VLSI technology.
In this study, we discuss as follows :
1.Develop new cell-body models and an active axon model. 2.Develop new synaptic models and an active dendrite model. 3.Construct neural networks.
Results,
1.(1)We propose the active axon model using pulse-type hardware neuron model (References No.1). (2)We construct a universal-type hardware neuron model using CMOS for feature-detecting cells of the auditory neural network (References No.3). (3)We develop pulse … More -type hardware neuron devices at the VDEC by considering circuit element dispersion.
2.(1)We construct a hardware active dendrite model (References No.5). It is shown clearly that the active dendrite model has similar to biological backpropagation characteristics (References No.6). (2)We propose the CMOS implementation of a multiple valued memory cell using Λ-shaped negative resistance devices for plastic synapses (References No.7).
3.(1)We construct a hardware model based on the physiological characteristics of basilar membrane. It is shown that we are able to extract voice features using Neocognitron-type neural networks (References No.2). (2)We propose a minimal model of neuronal bursting firing and chaotic firing that can be considered as a modification and extension of the Bonhoeffer-van der Pol(BVP) model (References No.4). (3)We construct a short-term memory circuit, and we verify the memory patterns of the temporal pattern recognition circuit using hardware ring neural networks (References No.8). (4)It is clarified that an inhibitory mutual coupling model with an external input can control oscillation modes using pulse-type hardware neuron models with excitatory mutual coupling and inhibitory mutual coupling. Less

Report

(4 results)
  • 2004 Annual Research Report   Final Research Report Summary
  • 2003 Annual Research Report
  • 2002 Annual Research Report
  • Research Products

    (24 results)

All 2005 2004 2003 2002 Other

All Journal Article (17 results) Book (1 results) Publications (6 results)

  • [Journal Article] Short-term memory circuit using hardware ring neural networks2005

    • Author(s)
      Naoya Sasano
    • Journal Title

      Artificial Life and Robotics vol.9, no.2

      Pages: 81-85

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Short-term memory circuit using hardware ring neural networks2005

    • Author(s)
      Naoya Sasano, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      Artificial Life and Robotics vol.9, no.2

      Pages: 81-85

    • NAID

      110003232473

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Short-term memory circuit using hardware ring neural networks2005

    • Author(s)
      Naoya Sasano
    • Journal Title

      Artificial Life and Robotics vol.9, No.2(印刷中)

    • Related Report
      2004 Annual Research Report
  • [Journal Article] CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-Shaped Negative-Resistance Devices2004

    • Author(s)
      Katsutoshi Saeki
    • Journal Title

      MICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E87-A, no.4

      Pages: 801-806

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-Shaped Negative-Resistance Devices2004

    • Author(s)
      Katsutoshi Saeki, Heisuke Nakashima, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E87-A, no.4

      Pages: 801-806

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-Shaped Negative-Resistance Devices2004

    • Author(s)
      Katsutoshi Saeki
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics. Communications and Computer Sciences vol.J78-A, no.4

      Pages: 801-806

    • Related Report
      2004 Annual Research Report
  • [Journal Article] CMOS Implementation of Neuron Models for an Artificial Auditory Neural Network2003

    • Author(s)
      Katsutoshi Saeki
    • Journal Title

      IEICE Trans.Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.2

      Pages: 248-251

    • NAID

      110003221103

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Minimal Modeling of Neuronal Burst-Firing based on Bifurcation Analysis2003

    • Author(s)
      Vasileios Tserolas
    • Journal Title

      IEICE Trans.Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.3

      Pages: 678-685

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] 逆伝搬特性を有する能動的樹状突起ハードウェアモデル2003

    • Author(s)
      薛 宗陽
    • Journal Title

      電子情報通信学会論文誌C vol.J86-C, no.11

      Pages: 1160-1168

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model2003

    • Author(s)
      Zongyang Xue
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.9

      Pages: 2287-2293

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] CMOS Implementation of Neuron Models for an Artificial Auditory Neural Network2003

    • Author(s)
      Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      IEICE Trans.Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.2

      Pages: 424-427

    • NAID

      110003221103

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Minimal Modeling of Neuronal Burst-Firing based on Bifurcation Analysis2003

    • Author(s)
      Vasileios Tserolas, Yoshifumi sekine
    • Journal Title

      IEICE Trans.Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.3

      Pages: 678-685

    • NAID

      110003212643

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Hardware Active Dendrite Model with Backpropagation Characteristics2003

    • Author(s)
      Zongyang Xue, Kazutaka Someya, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Electronics(Japanese) vol.J86-C, no.11

      Pages: 1160-1168

    • NAID

      110003172068

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model2003

    • Author(s)
      Zongyang Xue, Haruki Nagami, Kazutaka Someya, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.9

      Pages: 2287-2293

    • NAID

      110003212707

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] 基底膜の生理学的データに基づいたハードウェアモデルと特徴抽出への応用2002

    • Author(s)
      高橋 聖
    • Journal Title

      電子情報通信学会論文誌C vol.J85-C, no.7

      Pages: 549-556

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] Chaos in a Pulse-type Hardware Neuron Model2002

    • Author(s)
      Katsutoshi Saeki, Yoshifumi Sekine, Kazuyuki Aihara
    • Journal Title

      Chaos in Circuits and Systems(Edited by G.Chen and T.Ueta)(World Scientific Publishing Co.Singapore)

      Pages: 277-295

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Journal Article] A Hardware Model Based on the Physiological Characteristics of Basilar Membrane and Its Application to Feature Extraction2002

    • Author(s)
      Sei Takahashi, Hideo Nakamura, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Electronics(Japanese) vol.J85-C no.7

      Pages: 549-556

    • NAID

      110003202655

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Book] Chaos in a Pulse-type Hardware Neuron Model2002

    • Author(s)
      Katsutoshi Saeki
    • Total Pages
      19
    • Publisher
      World Scientific Publishing Co
    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2004 Final Research Report Summary
  • [Publications] 薛 宗陽: "逆伝搬特性を有する能動的樹状突起ハードウェアモデル"電子情報通信学会論文誌C. vol.J86-C, no.11. 1160-1168 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] Zongyang Xue: "A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model"IEICE Transactions on Fundamentals of Electronics, Communications and computer Sciences. vol.E86-A, no.9. 2287-2293 (2003)

    • Related Report
      2003 Annual Research Report
  • [Publications] 高橋 聖: "基底膜の生理学的データに基づいたハードウェアモデルと特徴抽出への応用"電子情報通信学会論文誌C. vol.J85-C, no.7. 549-556 (2002)

    • Related Report
      2002 Annual Research Report
  • [Publications] Katsutoshi Saeki: "CMOS Implementation of Neuron Models for an Artificial Auditory Neural Network"IEICE Trans. Fundamentals. vol.E86-A, no.2. 248-251 (2003)

    • Related Report
      2002 Annual Research Report
  • [Publications] Vasileios Tserolas: "Minimal Modeling of Neuronal Burst-Firing based on Bifurcation Analysis"LEICE Thans. Fundamentals. vol.E86-A, no.3. 678-685 (2003)

    • Related Report
      2002 Annual Research Report
  • [Publications] Katsutoshi Saeki: "Chaos in a Pulse-type Hardware Neuron Model"World Scientific Publishing Co. 19 (2002)

    • Related Report
      2002 Annual Research Report

URL: 

Published: 2002-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi