Highly Parallel Network Processor Based on Self Timed Pipeline Circuit
| Project/Area Number |
15500056
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (C)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Kochi University of Technology |
|---|
Principal Investigator |
IWATA Makoto Kochi University of Technology, Dept.of Information Systems Engineering, Professor, 工学部, 教授 (60232683)
|
|---|
| Project Period (FY) |
2003 – 2004
|
| Project Status |
Completed (Fiscal Year 2004)
|
| Budget Amount *help |
¥3,100,000 (Direct Cost: ¥3,100,000)
Fiscal Year 2004: ¥1,100,000 (Direct Cost: ¥1,100,000)
Fiscal Year 2003: ¥2,000,000 (Direct Cost: ¥2,000,000)
|
|---|
| Keywords | Self-timed circuit / Data-driven architecture / Network processor / Class based QoS control / Packet classification / Signature matching / Macroflow model / セルフタイム型回路 / ファイアウォール / IDS / IPパケット分類 / パイプライン / 優先キューイング / Diffserv |
|---|
| Research Abstract |
The objectives of this research project is to establish a flexible architecture of highly integrated network processor drip by exhaustively utilizing the self-timed pipeline as one of low-power, easily designed and high performance circuits. A part of the project has been conducted through developing and evaluating a newly designed LSI. The following basic research results have been obtained in this Project by applying the proposed architecture to the class based QoS control function like Diffserv and the high-level packet filtering such as that of firewall and intruder detection systam (IOS).
1 Self-Timed priocity queueing mechanism
We proposed a self-timed priority queueing mechanism in which every pair of stage of a folded pipeline has a bypass stage to minimize queueing delay time. We observed that the test chip fabricated by 0.18 um CMOS process could achieve around 100 M IP packets/s with 8 different classes.
2 Data-driven implementation of high-speed packet filtering
We proposed two data-driven implementations one is a static filtering of layer 4 packet header and the other one is a signature matching for payload inspection. Our evaluation results showed that 4 M packets/s for the static filtering and 0.1 M packets/s for the signature matching could be achieved on only one date-driven processor. Additional circuit cost of some dedicated instructions for the static filtering was evaluated by implementing a self-timed data-driven processor on FPGA. The result indicated that only 6 % increase of gates was enough to realize the proposed architecture.
3 Performance estimation model of the self-timed pipelined systems
We formulated a macro flow model by which the behavior of ever packet flowing in a self-timed pipeline can be modeled simply. Using this model, we can reduce simulation time of the self-timed pipelined systems in half with reasonable accuracy in comparison to the existing naive model.
|
Report
(3 results)
Research Products
(23 results)
