On-Line Masking of Periodic Multiple Transient Faults under Highly Electromagnetic Environments
| Project/Area Number |
15K21413
|
|---|
| Research Category |
Grant-in-Aid for Young Scientists (B)
|
| Allocation Type | Multi-year Fund |
|---|
| Research Field |
Computer system
Power engineering/Power conversion/Electric machinery
|
|---|
| Research Institution | Nihon University |
|---|
Principal Investigator |
ARAI Masayuki 日本大学, 生産工学部, 准教授 (10336521)
|
|---|
| Project Period (FY) |
2015-04-01 – 2018-03-31
|
| Project Status |
Completed (Fiscal Year 2017)
|
| Budget Amount *help |
¥3,770,000 (Direct Cost: ¥2,900,000、Indirect Cost: ¥870,000)
Fiscal Year 2017: ¥1,300,000 (Direct Cost: ¥1,000,000、Indirect Cost: ¥300,000)
Fiscal Year 2016: ¥1,690,000 (Direct Cost: ¥1,300,000、Indirect Cost: ¥390,000)
Fiscal Year 2015: ¥780,000 (Direct Cost: ¥600,000、Indirect Cost: ¥180,000)
|
|---|
| Keywords | 同時多重過渡故障 / 双対近似回路 / クリティカルエリア / インバータスイッチングノイズ / 高電磁環境 / 多重過渡故障 / オンラインマスク / オンライン誤りマスク |
|---|
| Outline of Final Research Achievements |
In this study we proposed a scheme to detect transient faults occurring in logic circuits, which are caused by switching noises of DC-AC inverters. We introduce dual approximate logic, which combines the concepts of approximate logic that is partially equivalent to the original circuit, and of dual logic. We used simulations for small benchmark and sample circuits to evaluate the effectiveness of the proposed scheme in terms of detection capability.
We also studied fast test pattern generation based on critical area, in order to specify and test target circuit which is protected by dual approximated logic. By combining 2-step test generation and window-based searching, the proposed scheme achieved 40% of pattern count reduction, as well as 10x speed-up.
|
Report
(4 results)
Research Products
(16 results)
