• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Study on Ultra High-bandwidth Interconnect Circuits for System-in-a-package

Research Project

Project/Area Number 16560302
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field Electron device/Electronic equipment
Research InstitutionKYUSHU INSTITUTE OF TECHNOLOGY

Principal Investigator

NAKAMURA Kazuyuki  Kyushu Institute of Technology, Center for Microelectronic Systems, Associate Professor, マイクロ化総合技術センター, 助教授 (60336097)

Project Period (FY) 2004 – 2005
Project Status Completed (Fiscal Year 2005)
Budget Amount *help
¥3,600,000 (Direct Cost: ¥3,600,000)
Fiscal Year 2005: ¥2,000,000 (Direct Cost: ¥2,000,000)
Fiscal Year 2004: ¥1,600,000 (Direct Cost: ¥1,600,000)
KeywordsSystem in a Package / Interface / Serial Communication / CMOS / Coding / Band-width / Device fluctuation / Multi-value logic / コーディング / インターフェイス
Research Abstract

In order to achieve the transfer rate that exceeds 10Gbps for the interface circuit for next generation's LSI, the high bandwidth signal transmission technology is researched and developed by introducing the analog wave modulation technology. Concretely, the volume of information that can be sent in one signal line is increased in equivalence by making the signal level multi-valued from digital transmission. As a result, it improves the data rate in the signal line, and achieves the transmission speed that exceeds the band limit of the transmission line. The circuit of four value I/O circuit was with VDEC 0.35umCMOS that had been developed in 2004. The measurement assistance circuit to confirm the success or failure of high-speed internal operation was installed in LSI. Three kinds of chips of the transmission circuit, the reception circuit, and the circuit for the test were designed in the circuit, and the layout design was done. Measurement results of experimental chips were able to confirm the operation of four value I/O circuit actually. Moreover, new multi-valued I/O circuit with the application of the coding technology was examined. As a result, it has been understood to be able to achieve the decrease of the current consumption of about 37% by using the coding technique that reduces the number of mean transitions in output signals.

Report

(3 results)
  • 2005 Annual Research Report   Final Research Report Summary
  • 2004 Annual Research Report
  • Research Products

    (4 results)

All 2004

All Journal Article (4 results)

  • [Journal Article] LSI間高速通信用4値I/0回路の設計2004

    • Author(s)
      白木 良典, 中村 和之
    • Journal Title

      電子情報通信学会2004年ソサイエティ大会発表論文概要集

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      2005 Final Research Report Summary
  • [Journal Article] Design of the 4-level I/O circuit for high-speed interconnection for LSIs2004

    • Author(s)
      Yoshinori Shiraki, Kazuyuki Nakamura
    • Journal Title

      2004 Digest of IEICE Society Conference

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      2005 Final Research Report Summary
  • [Journal Article] LSI間高速通信用4値I/O回路の設計2004

    • Author(s)
      白木 良典, 中村 和之
    • Journal Title

      電子情報通信学会2004年ソサイエティ大会発表論文概要集

    • Related Report
      2005 Annual Research Report
  • [Journal Article] LSI間高速通信用4値I/O回路の設計2004

    • Author(s)
      白木良典, 中村和之
    • Journal Title

      電子情報通信学会2004年ソサイエティ大会発表論文概要集

    • Related Report
      2004 Annual Research Report

URL: 

Published: 2004-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi