• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Highly Efficient Processors with Tandem Hybrid Pipelines

Research Project

Project/Area Number 16H05855
Research Category

Grant-in-Aid for Young Scientists (A)

Allocation TypeSingle-year Grants
Research Field Computer system
Research InstitutionThe University of Tokyo (2018-2020)
Nagoya University (2016-2017)

Principal Investigator

Shioya Ryota  東京大学, 大学院情報理工学系研究科, 准教授 (10619191)

Project Period (FY) 2016-04-01 – 2020-03-31
Project Status Completed (Fiscal Year 2020)
Budget Amount *help
¥23,530,000 (Direct Cost: ¥18,100,000、Indirect Cost: ¥5,430,000)
Fiscal Year 2019: ¥7,800,000 (Direct Cost: ¥6,000,000、Indirect Cost: ¥1,800,000)
Fiscal Year 2018: ¥6,110,000 (Direct Cost: ¥4,700,000、Indirect Cost: ¥1,410,000)
Fiscal Year 2017: ¥5,460,000 (Direct Cost: ¥4,200,000、Indirect Cost: ¥1,260,000)
Fiscal Year 2016: ¥4,160,000 (Direct Cost: ¥3,200,000、Indirect Cost: ¥960,000)
Keywordsプロセッサ・アーキテクチャ / 計算機アーキテクチャ / コンピュータ・アーキテクチャ / マイクロアーキテクチャ / 計算機システム
Outline of Final Research Achievements

In order to reduce power consumption, mobile devices used to be equipped with small processors called little cores. However, in recent years, with the spread of smartphones and other devices, large processors called big cores have been adopted to meet the demand for high performance. While big cores have high performance, they have a problem of high power consumption. In this research, we have studied a high-power-efficient processor that consumes as much power as a little core but has performance comparable to a big core. In this research, we have developed a low-power mode and a mode-switching algorithm that significantly improve the power efficiency. In addition, we have developed a prototype LSI to demonstrate these features.

Academic Significance and Societal Importance of the Research Achievements

本研究では,Bigコアで実行してもLittleコアで実行しても大きく性能が変化しない領域がプログラム内に細粒度に存在することや,それらの性質について明らかにした.また,これを利用することでプログラム実行の際の大きく電力効率を上げられることを明らかにした.さらに,電力効率の検証を目的として行ったLSI試作では,その結果得られたプロセッサ設計をオープンソースとして公開しており,これを使用して様々な研究を行うことを可能にした.

Report

(5 results)
  • 2020 Final Research Report ( PDF )
  • 2019 Annual Research Report
  • 2018 Annual Research Report
  • 2017 Annual Research Report
  • 2016 Annual Research Report
  • Research Products

    (16 results)

All 2020 2019 2018 2017

All Journal Article (5 results) (of which Peer Reviewed: 5 results,  Open Access: 1 results,  Acknowledgement Compliant: 2 results) Presentation (11 results) (of which Int'l Joint Research: 6 results,  Invited: 1 results)

  • [Journal Article] Improving the Instruction Fetch Throughput with Dynamically Configuring the Fetch Pipeline2019

    • Author(s)
      Matsuo Reoma、Shioya Ryota、Ando Hideki
    • Journal Title

      IEEE Computer Architecture Letters

      Volume: 18 Issue: 2 Pages: 170-173

    • DOI

      10.1109/lca.2019.2952592

    • Related Report
      2019 Annual Research Report
    • Peer Reviewed
  • [Journal Article] Bank-Aware Instruction Scheduler for a Multibanked Register File2018

    • Author(s)
      Yamada Junji、Jimbo Ushio、Shioya Ryota、Goshima Masahiro、Sakai Shuichi
    • Journal Title

      Journal of Information Processing

      Volume: 26 Issue: 0 Pages: 696-705

    • DOI

      10.2197/ipsjjip.26.696

    • NAID

      130007484315

    • ISSN
      1882-6652
    • Related Report
      2018 Annual Research Report
    • Peer Reviewed
  • [Journal Article] Skewed Multistaged Multibanked Register File for Area and Energy Efficiency2017

    • Author(s)
      Junji YAMADA, Ushio JIMBO, Ryota SHIOYA, Masahiro GOSHIMA, and Shuichi SAKAI
    • Journal Title

      IEICE Transactions on Information and Systems

      Volume: E100.D Issue: 4 Pages: 822-837

    • DOI

      10.1587/transinf.2016EDP7414

    • NAID

      130005529869

    • ISSN
      0916-8532, 1745-1361
    • Related Report
      2017 Annual Research Report
    • Peer Reviewed / Open Access
  • [Journal Article] Skewed Multistaged Multibanked Register File for Area and Energy Efficiency2017

    • Author(s)
      Junji Yamada, Ushio Jimbo, Ryota Shioya, Masahiro Goshima, and Shuichi Sakai
    • Journal Title

      IEICE Transactions on Information and Systems

      Volume: E100-D Pages: 822-837

    • NAID

      130005529869

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Journal Article] Applying Razor Flip-Flops to SRAM Read Circuits2017

    • Author(s)
      Ushio Jimbo, Junji Yamada, Ryota Shioya, and Masahiro Goshima
    • Journal Title

      IEICE Transactions on Information and Systems

      Volume: E100-C Pages: 245-258

    • NAID

      130005397869

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Presentation] Energy Efficient Runahead Execution on a Tightly-Coupled Heterogeneous Core2020

    • Author(s)
      Susumu Mashimo, Ryota Shioya, and Koji Inoue
    • Organizer
      International Conference on High Performance Computing in Asia-Pacific Region (HPC Asia)
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research
  • [Presentation] An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor2019

    • Author(s)
      Susumu Mashimo, Akifumi Fujita, Reoma Matsuo, Seiya Akaki, Akifumi Fukuda, Toru Koizumi, Junichiro Kadomoto, Hidetsugu Irie, Masahiro Goshima, Koji Inoue, and Ryota Shioya
    • Organizer
      IEEE International Conference on Field-Programmable Technology (FPT)
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research
  • [Presentation] キャッシュ・パーティショニングによる性能向上のためのMLPを意識した実行サイクル数の推定2019

    • Author(s)
      今泉 勇斗, 塩谷 亮太, 安藤 秀樹
    • Organizer
      情報処理学会 研究報告システム・アーキテクチャ(ARC)
    • Related Report
      2019 Annual Research Report
  • [Presentation] STRAIGHT: Hazardless Processor Architecture without Register Renaming2018

    • Author(s)
      Hidetsugu Irie, Toru Koizumi, Akifumi Fukuda, Seiya Akaki, Satoshi Nakae, Yutaro Bessho, Ryota Shioya, Takahiro Notsu, Katsuhiro Yoda, Teruo Ishihara, and Shuichi Sakai
    • Organizer
      IEEE/ACM International Symposium on Microarchitecture (MICRO 51)
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] A Tightly Coupled Heterogeneous Core with Highly Efficient Low-Power Mode2018

    • Author(s)
      Yasumasa Chidai, Kojiro Izuoka, Ryota Shioya, Masahiro Goshima, and Hideki Ando
    • Organizer
      International Conference on Architecture of Computing Systems (ARCS 31)
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] パイプライン構造の動的制御による命令フェッチ・スループットの向上2018

    • Author(s)
      松尾玲央馬, 塩谷亮太, 安藤秀樹
    • Organizer
      情報処理学会研究報告 2018-ARC-23
    • Related Report
      2018 Annual Research Report
  • [Presentation] SRAMの電力/遅延シミュレータCACTIへのシングルエンド方式の対応2018

    • Author(s)
      李虹希, 塩谷亮太, 安藤秀樹
    • Organizer
      情報処理学会研究報告 2018-ARC-232
    • Related Report
      2018 Annual Research Report
  • [Presentation] Visualizing the out-of-order CPU model2018

    • Author(s)
      Ryota Shioya
    • Organizer
      Learning gem5 Tutorial at ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research / Invited
  • [Presentation] A Tightly Coupled Heterogeneous Core with Highly Efficient Low-Power Mode2018

    • Author(s)
      Yasumasa Chidai, Kojiro Izuoka, Ryota Shioya, Masahiro Goshima, and Hideki Ando
    • Organizer
      International Conference on Architecture of Computing Systems (ARCS 31) (Springer)
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research
  • [Presentation] 低電力モードを備えるプロセッサとモード切り替えアルゴリズムによる電力効率の向上2017

    • Author(s)
      塩谷亮太, 地代康政, 出岡宏二郎, 五島正裕, 安藤秀樹
    • Organizer
      情報処理学会 システム・アーキテクチャ研究会
    • Related Report
      2017 Annual Research Report
  • [Presentation] Bank-Aware Instruction Scheduler for Multibanked Register File2017

    • Author(s)
      Junji Yamada, Ushio Jimbo, Ryota Shioya, Masahiro Goshima, and Shuichi Sakai
    • Organizer
      The 1st. Cross-disciplinary Workshop on Computing Systems, Infrastructures, and Programming
    • Related Report
      2017 Annual Research Report

URL: 

Published: 2016-04-21   Modified: 2022-01-27  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi