Development of adiabatic superconductor integrated circuits using niobium nitride
Project/Area Number |
16K18089
|
Research Category |
Grant-in-Aid for Young Scientists (B)
|
Allocation Type | Multi-year Fund |
Research Field |
Electron device/Electronic equipment
|
Research Institution | Yokohama National University |
Principal Investigator |
Takeuchi Naoki 横浜国立大学, 先端科学高等研究院, 特任教員(准教授) (00746472)
|
Research Collaborator |
TERAI Hirotaka 情報通信研究機構, 未来ICT研究所フロンティア創造総合研究室, 上席研究員
MIYAJIMA Shigeyuki 情報通信研究機構, 未来ICT研究所フロンティア創造総合研究室, 研究員
YOSHIKAWA Nobuyuki 横浜国立大学, 大学院工学研究院, 教授
|
Project Period (FY) |
2016-04-01 – 2018-03-31
|
Project Status |
Completed (Fiscal Year 2017)
|
Budget Amount *help |
¥4,160,000 (Direct Cost: ¥3,200,000、Indirect Cost: ¥960,000)
Fiscal Year 2017: ¥1,430,000 (Direct Cost: ¥1,100,000、Indirect Cost: ¥330,000)
Fiscal Year 2016: ¥2,730,000 (Direct Cost: ¥2,100,000、Indirect Cost: ¥630,000)
|
Keywords | 磁束量子パラメトロン / 断熱ロジック / 窒化ニオブ / 超伝導集積回路 / 断熱型超伝導回路 / セルライブラリ / QFP / 電子デバイス・機器 / 超伝導材料・素子 |
Outline of Final Research Achievements |
We investigated adiabatic superconductor logic, or AQFP logic, using niobium nitride (NbN) to achieve superconductor integrated circuits that can operate at higher temperature than 4 K. We designed NbN-AQFP logic gates using the NbN integrated-circuit fabrication process provided by the National Institute of Information and Communications Technology (NICT). We designed the mask layout of a test circuit that includes basic NbN-AQFP logic gates and fabricated it using the NICT process. We also evaluated the operational stability and energy dissipation of NbN-AQFP gates. Our results indicate the advantage of NbN-AQFP gates: small circuit area; high operational stability; small energy dissipation.
|
Report
(3 results)
Research Products
(15 results)
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[Presentation] A Review of Current Progress of Adiabatic Quantum-Flux-Parametron Logic2016
Author(s)
N. Takeuchi, C. L. Ayala, Q. Xu, F. China, N. Tsuji, T. Ando, Y. Murai, K. Fang, T. Ortlepp, Y. Yamanashi, and N. Yoshikawa
Organizer
The 9th Superconducting SFQ VLSI Workshop (SSV2016)
Place of Presentation
横浜国立大学, 神奈川
Year and Date
2016-08-03
Related Report
Int'l Joint Research / Invited
-