| Project/Area Number |
21560418
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (C)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Communication/Network engineering
|
|---|
| Research Institution | Toyota Technological Institute |
|---|
Principal Investigator |
MITA Seiichi 豊田工業大学, 大学院・工学研究科, 教授 (50319373)
|
|---|
| Project Period (FY) |
2009 – 2011
|
| Project Status |
Completed (Fiscal Year 2011)
|
| Budget Amount *help |
¥3,770,000 (Direct Cost: ¥2,900,000、Indirect Cost: ¥870,000)
Fiscal Year 2011: ¥650,000 (Direct Cost: ¥500,000、Indirect Cost: ¥150,000)
Fiscal Year 2010: ¥650,000 (Direct Cost: ¥500,000、Indirect Cost: ¥150,000)
Fiscal Year 2009: ¥2,470,000 (Direct Cost: ¥1,900,000、Indirect Cost: ¥570,000)
|
|---|
| Keywords | LDPC符号 / 垂直磁気記録 / Partial response / 非線形 / 自己同型群 / パーミュテション複合アルゴリズム / バイナリイメージリードソロモン符号 / トラック間干渉 / ビットパターンドメディア / 瓦葺き記録方式 / ボロノイ分布 / 低密度パリティ検査符号 / Shingled Write Recording / 射影幾何LDPC符号 / Reed Solomon符号 / イレージャ訂正 / 硬判定反復復号 / 軟判定反復復号 / 積符号形式 / LDPC / 有限幾何 / 射影幾何 / 2次元化 / トラックシフト量 / 擬巡回符号 |
|---|
| Research Abstract |
In order to implement next generation magnetic recording data storage, I have proposed a novel product code using two kinds of error correction methods. Furthermore, I have proposed a novel canceller to reduce errors caused by inter-track interference. It has been confirmed by simulation that the use of both methods can reduce bit errors at nearly the same bit error rate as that of current equipment in a high density condition.
|
