• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

High Performance, Low Power Hetero-CMOS Device using Compound Si Wafer

Research Project

Project/Area Number 23360146
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field Electron device/Electronic equipment
Research InstitutionTohoku University

Principal Investigator

LEE KANGWOOK  東北大学, 未来科学技術共同研究センター, 教授 (90534503)

Co-Investigator(Kenkyū-buntansha) FUKUSHIMA Takafumi  東北大学, 未来科学技術共同研究センター, 准教授 (10374969)
TANAKA Tetsu  東北大学, 大学院・医工学研究科, 教授 (40417382)
BEA Jichel  東北大学, 未来科学技術共同研究センター, 助教 (40509874)
MURUGESAN Mariappan  東北大学, 未来科学技術共同研究センター, 産学官連携研究員 (10509699)
裴 艶麗  東北大学, 国際高等研究教育機構, 助教 (70451622)
Co-Investigator(Renkei-kenkyūsha) KOYANAGI Mitsumasa  東北大学, 未来科学技術共同研究センター, 教授 (60205531)
Project Period (FY) 2011-04-01 – 2014-03-31
Project Status Completed (Fiscal Year 2013)
Budget Amount *help
¥19,630,000 (Direct Cost: ¥15,100,000、Indirect Cost: ¥4,530,000)
Fiscal Year 2013: ¥5,460,000 (Direct Cost: ¥4,200,000、Indirect Cost: ¥1,260,000)
Fiscal Year 2012: ¥6,760,000 (Direct Cost: ¥5,200,000、Indirect Cost: ¥1,560,000)
Fiscal Year 2011: ¥7,410,000 (Direct Cost: ¥5,700,000、Indirect Cost: ¥1,710,000)
Keywords複合Siウェハ / ヘテロCMOSトランジスタ / セルフアセンブリー張り合わせ / 複合Siウェハ / セルフアセンブリー張り合わせる / ヘテロCMOSトランジスタ / 複合ウェハ
Research Abstract

We developed new technology for high-performance, low-power hetero-junction CMOS comprising InGaAs NMOS and Ge PMOS on a large-dia. Si wafer. Ge chips and InGaAs chips are precisely (<1um accuracy) and tightly bonded (20MPa) on a smooth surface roughness (Ra 0.5 angstrom) of P-TEOS hydrophilic area on a Si wafer by using self-assembly technology. Shallow p-n junction technologies of ion implantation and annealing condition for hetero-junction CMOS are established. We successfully implemented Ge and InGaAs photodiodes on a Si wafer by using these technologies. This study shows the opportunity to manufacture high-performance, low-power Ge/InGaAs hetero-junction CMOS device on an 8/12 inch Si wafer with low cost.

Report

(4 results)
  • 2013 Annual Research Report   Final Research Report ( PDF )
  • 2012 Annual Research Report
  • 2011 Annual Research Report
  • Research Products

    (20 results)

All 2013 2012 2011

All Journal Article (5 results) (of which Peer Reviewed: 5 results) Presentation (15 results) (of which Invited: 1 results)

  • [Journal Article] Die-Level 3-D Integration Technology for Rapid Prototyping of High -Performance Multifunctionality Hetero-Integrated Systems2013

    • Author(s)
      Kang-Wook Lee, Yuki Ohara, Kouji Kiyoyama, Ji-Cheol Bea, Mariappan Murugesan,Takafumi Fukushima, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Journal Title

      IEEE TRANSACTIONS ON ELECTRON DEVICES

      Volume: VOL.60, NO.11 Issue: 11 Pages: 3842-3848

    • DOI

      10.1109/ted.2013.2280273

    • Related Report
      2013 Annual Research Report 2013 Final Research Report
    • Peer Reviewed
  • [Journal Article] Multichip-to-Wafer Three-Dimensional Integration Technology Using Chip Self-Assembly With Excimer Lamp Irradiation2012

    • Author(s)
      Takafumi Fukushima, Eiji Iwata, Yuki Ohara, Mariappan Murugesan, Jichoel Bea, Kangwook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Journal Title

      IEEE TRANSACTIONS ON ELECTRON DEVICES

      Volume: VOL.59(11) Issue: 11 Pages: 2956-2963

    • DOI

      10.1109/ted.2012.2212709

    • Related Report
      2013 Final Research Report
    • Peer Reviewed
  • [Journal Article] Through-Silicon Photonic Via and Unidirectional- Coupler for High-Speed Data Transmission in Optoelectronic Three- Dimensional LSI2012

    • Author(s)
      Akihiro Noriki, Kangwook Lee, Jicheol Bea, Takafumi Fukushima, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Journal Title

      IEEE ELECTRON DEVICES LETTERS

      Volume: Vol.33 Issue: 2 Pages: 221-223

    • DOI

      10.1109/led.2011.2174608

    • Related Report
      2013 Final Research Report
    • Peer Reviewed
  • [Journal Article] Multichip Self-Assembly Technology for Advanced Die-to-Wafer 3-D Integration to Precisely Align Known Good Dies in Batch Processing2011

    • Author(s)
      Takafumi Fukushima, Eiji Iwata, Yuki Ohara, Mariappan Murugesan, Jichoel Bea, Kangwook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Journal Title

      IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY

      Volume: VOL.1 Issue: 12 Pages: 1873-1884

    • DOI

      10.1109/tcpmt.2011.2160266

    • Related Report
      2013 Final Research Report
    • Peer Reviewed
  • [Journal Article] Self-Assembly of Chip-Size Components with Cavity Structures : High-Precision Alignment and Direct Bonding without Thermal Compression for Hetero Integration2011

    • Author(s)
      Takafumi Fukushima, Takayuki Konno, Eiji Iwata, Risato Kobayashi, Toshiya Kojima, Mariappan Murugesan, Ji-Chel Bea, Kang-Wook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Journal Title

      Micromachins

      Volume: vol.2 Issue: 1 Pages: 49-68

    • DOI

      10.3390/mi2010049

    • Related Report
      2013 Final Research Report
    • Peer Reviewed
  • [Presentation] 3D Integration Based on Self-Assembly with Electrostatic Temporary Multichip Bonding2013

    • Author(s)
      T. Fukushima, K-W. Lee, T. Tanaka, and M. Koyanagi
    • Organizer
      IEEE Electrical Components Technology Conference (ECTC)
    • Related Report
      2013 Annual Research Report 2013 Final Research Report
  • [Presentation] 三次元LSI とヘテロインテグレーション2013

    • Author(s)
      李康旭, 福島誉史, 田中徹, 小柳光正
    • Organizer
      第77回半導体集積回路シンポジウム
    • Place of Presentation
      東京工業大学, Japan
    • Related Report
      2013 Final Research Report
  • [Presentation] 三次元LSIとヘテロインテグレーション2013

    • Author(s)
      李康旭、福島誉史、田中徹、小柳光正
    • Organizer
      第77回半導体集積回路シンポジウム
    • Place of Presentation
      東京
    • Related Report
      2013 Annual Research Report
    • Invited
  • [Presentation] Development of 3D Integration Technologies and Recent Challenges2012

    • Author(s)
      Takafumi Fukushima, Kang-Wook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Organizer
      ADMETA Plus 2012 Advanced Metallization Conference 2012
    • Place of Presentation
      東京
    • Year and Date
      2012-10-23
    • Related Report
      2013 Final Research Report
  • [Presentation] Optoelectronic Heterogeneous Integration Technology, Using Reductant-Assisited Self-Assembly with Cu/Sn Microbump2012

    • Author(s)
      Yuka Ito, Takafumi Fukushima, Kang-Wook Lee, Koji Choki, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Organizer
      2012 International Conference on Solid State Devices and Materials (SSDM 2012)
    • Place of Presentation
      京都
    • Year and Date
      2012-09-26
    • Related Report
      2013 Final Research Report
  • [Presentation] Self-Assembly-Based 3D Integration Technologies2012

    • Author(s)
      T. Fukushima, J. Bea, M. Murugesan, K.-W. Lee, T. Tanaka, and M. Koyanagi
    • Organizer
      2012 3rd IEEE International Workshop on Low Temperature Bonding for 3D Integration
    • Place of Presentation
      東京
    • Year and Date
      2012-05-22
    • Related Report
      2013 Final Research Report
  • [Presentation] Wafer-Level 3D Integration Technology Using Self-Assembly2012

    • Author(s)
      Takafumi Fukushima, Kang-Wook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Organizer
      MSPNEX (International Micro System Packaging Forum)2012
    • Place of Presentation
      韓国
    • Year and Date
      2012-04-12
    • Related Report
      2013 Final Research Report
  • [Presentation] Temporary Bonding Strength Control for Self-Assembly-Based 3D Integration2012

    • Author(s)
      Takafumi Fukushima, Yuki Ohara, Jicheol Bea, Mariappan Murugesan, Kang-Wook Lee, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Organizer
      IEEE International 3D System Integration Conference (3DIC) 2011
    • Place of Presentation
      大阪
    • Year and Date
      2012-02-01
    • Related Report
      2013 Final Research Report
  • [Presentation] Fabrication Tolerance Evaluation of High Efficient Unidirectional Optical Coupler for Though Silicon Photonic Via in Optoelectronic 3D-LSI2012

    • Author(s)
      Akihiro Noriki, Kang-Wook Lee, Jicheol Bea, Takafumi Fukushima, Tetsu Tanaka, and Mitsumasa Koyanagi
    • Organizer
      IEEE International 3D System Integration Conference
    • Place of Presentation
      Osaka
    • Year and Date
      2012-02-01
    • Related Report
      2013 Final Research Report
  • [Presentation] Chip-to-Wafer 3D Integration Technology Using Hybrid Self-Assembly and Electrostatic Temporary Bonding2012

    • Author(s)
      T. Fukushima, H. Hashiguchi, J. Bea, Y. Ohara, M. Murugesan, K-W. Lee, T. Tanaka and M. Koyanagi
    • Organizer
      IEEE International Electron Devices Meeting (IEDM)
    • Related Report
      2013 Final Research Report
  • [Presentation] 3D Integration Technologies Based on Surface-Tension Driven Multi-Chip Self-Assembly Techniques2012

    • Author(s)
      T. Fukushima, K-W. Lee, J-C. Bea, T. Tanaka, and M. Koyanagi
    • Organizer
      the Electro Chemical Society (ESC) Meeting
    • Related Report
      2013 Final Research Report
  • [Presentation] 3D Integration Technologies Based on Surface-Tension Driven Multi-Chip Self-Assembly Techniques2012

    • Author(s)
      T. Fukushima, K-W. Lee, J-C Bea, T. Tanaka, and M. Koyanagi
    • Organizer
      222nd ECS Meeting: PRiME (Pacific Rim Meeting) 2012
    • Place of Presentation
      Hawaii (USA)
    • Related Report
      2012 Annual Research Report
  • [Presentation] Chip-to-Wafer 3D Integration Technology Using Hybrid Self-Assembly and Electrostatic Temporary Bonding2012

    • Author(s)
      T. Fukushima, H. Hashiguchi, J. Bea, Y. Ohara, M. Murugesan, K-W. Lee, T. Tanaka and M. Koyanagi
    • Organizer
      IEEE International Electron Devices Meeting (IEDM) 2012
    • Place of Presentation
      San Francisco (UAS)
    • Related Report
      2012 Annual Research Report
  • [Presentation] Development of Wafer-Level 3D System Integration Technologies2011

    • Author(s)
      T. Fukushima, K.-W. Lee, T. Tanaka, and M. Koyanagi
    • Organizer
      International Union of Materials Research Societies-International Conference in Asia (IUMRS-ICA)
    • Place of Presentation
      台湾
    • Year and Date
      2011-09-20
    • Related Report
      2013 Final Research Report
  • [Presentation] Development of Wafer-Level 3D System Integration Technologies2011

    • Author(s)
      T.Fukushima, K.-W.Lee, T.Tanaka, M.Koyanagi
    • Organizer
      International Union of Materials Research Societies-International Conference in Asia (IUMRS-ICA)
    • Place of Presentation
      Taipei (Taiwan)
    • Year and Date
      2011-09-20
    • Related Report
      2011 Annual Research Report

URL: 

Published: 2011-04-06   Modified: 2019-07-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi