| Budget Amount *help |
¥10,530,000 (Direct Cost: ¥8,100,000、Indirect Cost: ¥2,430,000)
Fiscal Year 2014: ¥2,600,000 (Direct Cost: ¥2,000,000、Indirect Cost: ¥600,000)
Fiscal Year 2013: ¥4,030,000 (Direct Cost: ¥3,100,000、Indirect Cost: ¥930,000)
Fiscal Year 2012: ¥3,900,000 (Direct Cost: ¥3,000,000、Indirect Cost: ¥900,000)
|
|---|
| Outline of Final Research Achievements |
We have studied methods for making a floating-point arithmetic unit (FPU) array high-performance and highly-dependable by contriving data representation in it. We have proposed methods for constructing concurrently error-detectable FPUs by parity prediction or partial duplication or residue checking, and a method for performing quasi-quadruple precision arithmetic by coupling two double precision floating-point fused multiply-adders. We also proposed a synthesis method of an array of processing elements consisting of an FPU and memory from a program comprising multiple loop structure and matrix operations. In addition, we have developed a simulator of an FPU array.
|
