Abstract LSI model and Its Associated Low-energy Integrated LSI Design Methodology
| Project/Area Number |
25280017
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Partial Multi-year Fund |
|---|
| Section | 一般 |
|---|
| Research Field |
Computer system
|
|---|
| Research Institution | Waseda University |
|---|
Principal Investigator |
Togawa Nozomu 早稲田大学, 理工学術院, 教授 (30298161)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
KIMURA Shinji 早稲田大学, 理工学術院, 教授 (20183303)
|
|---|
| Project Period (FY) |
2013-04-01 – 2016-03-31
|
| Project Status |
Completed (Fiscal Year 2015)
|
| Budget Amount *help |
¥18,200,000 (Direct Cost: ¥14,000,000、Indirect Cost: ¥4,200,000)
Fiscal Year 2015: ¥4,810,000 (Direct Cost: ¥3,700,000、Indirect Cost: ¥1,110,000)
Fiscal Year 2014: ¥5,850,000 (Direct Cost: ¥4,500,000、Indirect Cost: ¥1,350,000)
Fiscal Year 2013: ¥7,540,000 (Direct Cost: ¥5,800,000、Indirect Cost: ¥1,740,000)
|
|---|
| Keywords | 高位合成 / 低エネルギー / 低消費電力 / LSI抽象モデル / 統合化アルゴリズム |
|---|
| Outline of Final Research Achievements |
In this research, we first propose an abstract LSI model, where functional units, registers and control units are packed into one functional block and hence interconnection delays can be ignored in it. Based on these functional blocks, we secondly propose a high-level synthesis algorithm which integrates behavioral synthesis and physical synthesis into a single synthesis flow. Experimental results demonstrate that our proposed synthesis algorithm successfully reduces the energy of a synthesized LSI chip by a maximum of 50%.
|
Report
(4 results)
Research Products
(34 results)
