• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

A Green Microarchitecure in 5.5D-Design Era

Research Project

Project/Area Number 26280011
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypePartial Multi-year Fund
Section一般
Research Field Computer system
Research InstitutionTohoku University

Principal Investigator

EGAWA RYUSUKE  東北大学, サイバーサイエンスセンター, 准教授 (80374990)

Co-Investigator(Kenkyū-buntansha) 多田 十兵衛  山形大学, 理工学研究科, 助教 (30361273)
Co-Investigator(Renkei-kenkyūsha) Kobayashi Hiroaki  東北大学, 情報科学研究科, 教授 (40205480)
Takizawa Hiroyuki  東北大学, サイバーサイエンスセンター, 教授 (70323996)
Sato Masayuki  東北大学, 情報科学研究科, 助教 (50781308)
Research Collaborator Uno Wataru  
Nishimura Shin  
Hosokawa Mikio  
Toyoshima Takuya  
Project Period (FY) 2014-04-01 – 2017-03-31
Project Status Completed (Fiscal Year 2016)
Budget Amount *help
¥14,430,000 (Direct Cost: ¥11,100,000、Indirect Cost: ¥3,330,000)
Fiscal Year 2016: ¥4,420,000 (Direct Cost: ¥3,400,000、Indirect Cost: ¥1,020,000)
Fiscal Year 2015: ¥4,940,000 (Direct Cost: ¥3,800,000、Indirect Cost: ¥1,140,000)
Fiscal Year 2014: ¥5,070,000 (Direct Cost: ¥3,900,000、Indirect Cost: ¥1,170,000)
KeywordsTSV / 低消費電力 / 3次元積層 / 計算機アーキテクチャ / 回路設計 / 三次元積層技術 / 低消費電力アーキテクチャ / 三次元集積技術 / 演算回路 / マイクロアーキテクチャ
Outline of Final Research Achievements

To clarify the design space of future microprocessors after the end of moor’s law, this research project focuses on vertical integration technologies such as 2.5D and 3D technologies using a through silicon via (TSV). Since the TSVs have a high potential of shortening the latency and reducing the power consumption in/of microprocessors and computing systems, these technologies are expected to overcome the limits of technology scaling. In this research, we explore the design space of the future microprocessors by aggressively using TSVs in various stacking granularities. The evaluation results show that appropriate usage of TSVs with considering a trade-off among performance, power, and cost can drastically improve the energy efficiency of the microprocessors and computer systems.

Report

(4 results)
  • 2016 Annual Research Report   Final Research Report ( PDF )
  • 2015 Annual Research Report
  • 2014 Annual Research Report
  • Research Products

    (14 results)

All 2017 2016 2015 2014

All Journal Article (11 results) (of which Peer Reviewed: 8 results,  Acknowledgement Compliant: 8 results,  Open Access: 2 results) Presentation (3 results) (of which Int'l Joint Research: 2 results,  Invited: 1 results)

  • [Journal Article] An Adjacent-Line-Merging Writeback Scheme for STT-RAM Last-Level Caches2017

    • Author(s)
      Masayuki Sato, Zentaro Sakai, Ryusuke Egawa and Hiroaki Kobayash
    • Journal Title

      Proceedings of IEEE Symposium on Low-Power and High-Speed Chips (COOLChips20)

      Volume: 1 Pages: 1-3

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed
  • [Journal Article] An Application-adaptive Data Allocation Method for Multi-channel Memory2017

    • Author(s)
      Takuya Toyoshima, Masayuki Sato, Ryusuke Egawa and Hiroaki Kobayashi
    • Journal Title

      Proceedings of IEEE Symposium on Low-Power and High-Speed Chips (COOLChips20)

      Volume: 1 Pages: 1-2

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed
  • [Journal Article] Effects of Stacking Granularity on 3D Stacked Floatingpoint Fused Multiply Add Units2016

    • Author(s)
      Jubee Tada, Maiki Hosokawa, Ryusuke Egawa and Hiroaki Kobayashi
    • Journal Title

      ACM SIGARCH Computer Architecture News

      Volume: Vol.44, no. 4 Issue: 4 Pages: 62-67

    • DOI

      10.1145/3039902.3039914

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Journal Article] A Power-Aware LLC Control Mechanism for 3D-Stacked Memory Subsystems2016

    • Author(s)
      Ryusuke Egawa, Wataru Uno, Masayuki Sato, Jubee Tada, and Hiroaki Kobayashi
    • Journal Title

      Proceedings of IEEE International Conference on 3D System Integration (3DIC2016)

      Volume: 1 Pages: 1-6

    • Related Report
      2016 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Journal Article] Design of a 3-D Stacked Floating-point Goldschmidt Divider2015

    • Author(s)
      Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi
    • Journal Title

      Proceedings of IEEE 3DIC 2015

      Volume: USB Pages: 1-4

    • DOI

      10.1109/3dic.2015.7334598

    • Related Report
      2015 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Journal Article] 三次元積層時代における高電力効率メモリ階層設計2015

    • Author(s)
      宇野 渉, 佐藤 雅之, 江川 隆輔, 小林 広明
    • Journal Title

      信学技報

      Volume: Vol115, No.271

    • Related Report
      2015 Annual Research Report
    • Acknowledgement Compliant
  • [Journal Article] 次元積層型浮動小数点積和演算器の回 路分割手法の検討2015

    • Author(s)
      細川磨生, 多田十兵衛, 江川隆輔, 小林広明
    • Journal Title

      信学技報

      Volume: Vol115, No.271 Pages: 25-29

    • Related Report
      2015 Annual Research Report
    • Acknowledgement Compliant
  • [Journal Article] マルチコアプロセッサのためのスレッド間共有データを考慮したキャッシュ機構2015

    • Author(s)
      西村 秦, 佐藤 雅之, 江川 隆輔, 小林 広明
    • Journal Title

      研究報告計算機アーキテクチャ(ARC)

      Volume: Vol. 2015-ARC-216, No. 38 Pages: 1-8

    • Related Report
      2015 Annual Research Report
  • [Journal Article] An energy-efficient dynamic memory address mapping mechanism2015

    • Author(s)
      Masayuki Sato, Chengguang Han, Kazuhiko Komatsu, Ryusuke Egawa, Hiroyuki Takizawa, and Hiroaki Kobayashi
    • Journal Title

      Proceedings of IEEE COOL Chips XVIII, 2015

      Volume: - Pages: 1-3

    • DOI

      10.1109/coolchips.2015.7158660

    • Related Report
      2015 Annual Research Report
    • Peer Reviewed / Acknowledgement Compliant
  • [Journal Article] An Impact of Circuit Scale on the Performance of 3-D Stacked Arithmetic Units2014

    • Author(s)
      Jubee Tada, Ryusuke Egawa, Hiroaki Kobayashi
    • Journal Title

      Proceedings of IEEE 3D System Integration Conference 2014

      Volume: 1 Pages: 1-4

    • Related Report
      2014 Annual Research Report
    • Peer Reviewed / Open Access / Acknowledgement Compliant
  • [Journal Article] On-Chip Checkpointing with 3D-Stacked Memories2014

    • Author(s)
      Masayuki Sato, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki KObayashi
    • Journal Title

      Proceedings of IEEE 3D System Integration Conference 2014

      Volume: 1 Pages: 1-6

    • Related Report
      2014 Annual Research Report
    • Peer Reviewed / Open Access / Acknowledgement Compliant
  • [Presentation] 高バンド幅メモリのための省電力データ配置手法に関する研究2016

    • Author(s)
      豊嶋 拓也, 佐藤 雅之, 江川 隆輔, 小林 広明
    • Organizer
      電気関係学会東北支部連合大会予稿集
    • Place of Presentation
      東北工業大学(宮城県仙台市)
    • Year and Date
      2016-08-30
    • Related Report
      2016 Annual Research Report
  • [Presentation] Effects of Stacking Granularity on 3D Stacked Floatingpoint Fused Multiply Add Units2016

    • Author(s)
      Jubee Tada, Maiki Hosokawa, Ryusuke Egawa and Hiroaki Kobayashi
    • Organizer
      International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2016)
    • Place of Presentation
      香港(中華人民共和国)
    • Year and Date
      2016-07-25
    • Related Report
      2016 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Design Space Exploration for Green Microarchitectures in the "More-than-Moore" Era2015

    • Author(s)
      Ryusuke Egawa
    • Organizer
      ISC2015
    • Place of Presentation
      フランクフルトメッセ,( フランクフルト,ドイツ )
    • Year and Date
      2015-07-13
    • Related Report
      2015 Annual Research Report
    • Int'l Joint Research / Invited

URL: 

Published: 2014-04-04   Modified: 2018-03-22  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi