• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

LSI-Oriented Digital Signal Processing System Based on Residue Arithemtic Circuits and Its Comprehensive Evaluation

Research Project

Project/Area Number 59850066
Research Category

Grant-in-Aid for Developmental Scientific Research

Allocation TypeSingle-year Grants
Research Field 計測・制御工学
Research InstitutionTohoku University

Principal Investigator

KAMEYAMA Michitaka  東北大学, 工, 助教授 (70124568)

Project Period (FY) 1984 – 1985
Project Status Completed (Fiscal Year 1985)
Budget Amount *help
¥2,400,000 (Direct Cost: ¥2,400,000)
Fiscal Year 1985: ¥800,000 (Direct Cost: ¥800,000)
Fiscal Year 1984: ¥1,600,000 (Direct Cost: ¥1,600,000)
Keywordsresidue number system / digital signal processor / multiplier / LSI / pipelining
Research Abstract

The increasing demands of speed and performance in modern signal processing clearly point to the need for tremendous computation capability. On the other hand, low-cost, high-density, fast VLSI devices make such super-computing increasingly practical interms of volume, speed and cost. In almost all arithmetic chips, the conveitional binary number system in used. Another interesting approach for realizing high-performance VLSI arithmetic circuits can be found in the use of the residue number representation.
In this research, a new residue number multiplication scheme is proposed based on the following property: Every finite field has a primitive root whose powers generate all the field elements except zero. Using this scheme, a high-performance, pulse-train multiplier can be constructed with the same amount of hardware as the residue number adder. This feature cannot be seen in conventional arithmetic circuits, so that the proposed multiplier is very superior from the viewpoints of both compactness and speed.
The flexibility of the multiplier is suitable for implementing an RNS based high-order FIR digital signal processing using a programmable low-order section. The computations proceed in a pipelining manner with no idle state in each arithmetic component, so that the highest sampling rate can be obtained. Experimental results confirm the feasibility of the pulse-train residue based RNS arithmetic circuits in digital signal processing.
Finally, it is shown that a design method for LSI-oriented signal processor is discussed. The performance and the chip area are evaluated using circuit analysis program SPICE and hand layout. As a result, it is established that the proposed processor is very superior to the conventional implementations because of the regularity, simplicity of the residue arithmetic circuits suitable for pipelining operations.

Report

(1 results)
  • 1985 Final Research Report Summary
  • Research Products

    (7 results)

All Other

All Publications (7 results)

  • [Publications] Proc.of the 1985 ISCAS. (1985)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] 電子通信学会論文誌(D). J68D-8. (1985)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] Proc.of the VLSI 85. (1985)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] Trans. IECE Japan. E68-1. (1985)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] Proceedings of the 1985 IEEE ISCAS. (1985)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] Trans. IECE Japan. J68D-8. (1985)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1985 Final Research Report Summary
  • [Publications] Proceedings of the VLSI 85. (1985)

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1985 Final Research Report Summary

URL: 

Published: 1987-03-31   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi