Project/Area Number |
62550255
|
Research Category |
Grant-in-Aid for General Scientific Research (C)
|
Allocation Type | Single-year Grants |
Research Field |
計算機工学
|
Research Institution | Utsunomiya University |
Principal Investigator |
TAKANOBU BABA Faculty of Engineering, Utsunomiya University, 工学部, 助教授 (70092616)
|
Co-Investigator(Kenkyū-buntansha) |
YOSHINAGA Tsutomu Faculty of Engineering, Utsunomiya University, 工学部, 助手 (60210738)
KUMAGAI Takeshi Education Center for Information Processing, Nagoya University, 情報処理教育センター, 助手 (90125815)
AOKI Kyota Faculty of Engineering, Utsunomiya University, 工学部, 助教授 (00125808)
OKUDA Kenzo Faculty of Engineering, Utsunomiya University, 工学部, 教授 (70125813)
YONEZAWA Akinori Dept. of Information Science, Tokyo Institute of Technology, 理学部, 教授 (00133116)
山崎 勝弘 宇都宮大学, 工学部, 助手 (70134260)
|
Project Period (FY) |
1987 – 1988
|
Project Status |
Completed (Fiscal Year 1988)
|
Budget Amount *help |
¥1,900,000 (Direct Cost: ¥1,900,000)
Fiscal Year 1988: ¥500,000 (Direct Cost: ¥500,000)
Fiscal Year 1987: ¥1,400,000 (Direct Cost: ¥1,400,000)
|
Keywords | Highly Parallel Computer / Parallel Object-Oriented / AI Machine / A-NET / A-NETL |
Research Abstract |
This research has proposed an object-oriented total architecture, called A-NET(Actors Network), considering its applications, parallel programming language, and highly parallel machine configuration at the same time. The major results are as follows: (1) We have defined a parallel, object-oriented language A-NETL (A-NET Language) and developed its processor. (2) We have applied A-NETL to the description of AI problems such as an expert system and language recognition, and to the definition of an A-NET operating system to be placed on each processing element. (3) We have designed an A-NET oriented special processor and evaluated the design by a software simulation. These results support our research direction towards the design and implementation of a special purpose VLSI chip and, thus, the implementation of object-oriented, highly parallel architecture.
|