• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Parallel Computer System -Harray-

Research Project

Project/Area Number 63550280
Research Category

Grant-in-Aid for General Scientific Research (C)

Allocation TypeSingle-year Grants
Research Field 計算機工学
Research InstitutionWaseda University

Principal Investigator

MURAOKA Yoichi  Waseda University, School of Science and Engineering, Professor, 理工学部, 教授 (50182085)

Project Period (FY) 1988 – 1989
Project Status Completed (Fiscal Year 1989)
Budget Amount *help
¥2,300,000 (Direct Cost: ¥2,300,000)
Fiscal Year 1989: ¥1,100,000 (Direct Cost: ¥1,100,000)
Fiscal Year 1988: ¥1,200,000 (Direct Cost: ¥1,200,000)
KeywordsParallel Processing / Data Flow / FORTRAN / スーパーコンピュータ / データフロー
Research Abstract

The parallel processing system -Harray- is a multiprocessor system consisting of one thousand processors aiming at fast execution of scientific computations. The -Harray- system targets fast execution of FORTRAN programs because scientific and engineering programs have been written in FORTRAN. Because FORTRAN is a sequential programming language, it is up to a compiler to expose parallelism in sequentially written programs. However, the semantic gap between a sequential language and parallel execution is very wide. Therefore, the -Harray- system adopts a "Controlled Dataflow" mechanism to bridge this semantic gap and take full advantage of both the control flow and the dataflow mechanism. In the Controlled Dataflow mechanism, a FORTRAN program is devided into a set of macro-blocks, which is a set of statements, including only one entry point of control dependency. A macro-block is a unit whose execution is controlled by the Controlled Dataflow mechanism. Operations in a macro-block are executed by the dataflow mechanism, while the execution order of macro-block is controlled by the controlled flow mechanism.
In the period reported in this report, the circuit design as well as the system design of a processing element have been completed.

Report

(3 results)
  • 1989 Annual Research Report   Final Research Report Summary
  • 1988 Annual Research Report
  • Research Products

    (26 results)

All Other

All Publications (26 results)

  • [Publications] 山名早人,他: "System Architecture of Parallel Processing System-Harray-" Proc.1988 International Conference on Supercomputing. 1988. 76-89 (1988)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 丸島敏一,他: "ル-プ処理方式 doalong" 電子情報通信学会論文誌(D). J71ーD. 1511-1517 (1988)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 山名早人,他: "A Preceding Activation Scheme with Graph Unfolding for the Parallel Processing System-Harray-" Proc.of Supercomputing '89. 1989. 108-119 (1989)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 村岡洋一,他: "Major Research Activities in Parallel Processing in Japan and an Example-Harray-" International Journal on High Speed Computing. 1. 185-206 (1989)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 山名早人,他: "並列処理システムー晴ーにおけるデ-タフロ-プログラム開発環境" 電子情報通信学会論文誌(D).

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 村岡洋一: "超並列プロセッサ" 電子情報通信学会会誌. 7. 733-741 (1989)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 村岡洋一: "VLSIコンピュ-タア-キテクチャ" 近代科学社, 208 (1988)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 村岡洋一: "オペレ-ティングシステム" 近代科学社, 212 (1988)

    • Description
      「研究成果報告書概要(和文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] H.Yamana et al.: "System Architecture of Parallel Processing System -Harray-" Proc. of 1988 International Conference on Supercomputing, pp.76-89 (1988).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] T.Marushima et al.: "Loop processing Mechanism doalong, Transaction of IEICE" J71-D, pp.1511-1517 (1988.7).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] H.Yamana et al.: "A Proceeding Activation Scheme with Graph Unfolding for the Parallel Processing System -Harray-" Proc. of Supercomputing '89, pp.108-119 (1989).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] Y.Muraoka et al: "Major Research Activities in Parallel Processing in Japan and an Example -Harray-" International Journal on High Speed Computing, Vol.1, pp.185-206 (1989).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] H.Yamana et al.: "Dataflow Program Development Environment for the Parallel Processing System -Harray-" Trans. of IEICE.

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] Y, Muraoka: "Highly Parallel Processing System" Journal of IEICE, Vol.7, pp.733-741 (1989.7).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] Y.Muraoka: "VLSI Computer Architecture" Kindai-kagaku-sha, Tokyo (1988).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] Y.Muraoka: "Operating System" Kindai-kagaku-sha, Tokyo (1988).

    • Description
      「研究成果報告書概要(欧文)」より
    • Related Report
      1989 Final Research Report Summary
  • [Publications] 山名早人,他: "A Preceding Activation Scheme with Groph Unfolding for the Parallel Processing System-Herray-" Proc.of Supercomputing '89. 675-684 (1989)

    • Related Report
      1989 Annual Research Report
  • [Publications] 村岡洋一,他: "Major Research Activities in Parallel Processing in Japan and an Example-Harray-" Int.J.of High Speed Computing. 1. 185-206 (1989)

    • Related Report
      1989 Annual Research Report
  • [Publications] 村岡洋一: "21世紀のア-キテクチャ" 電子情報通信学会ポストディジタルLSI研究会. 24-27 (1990)

    • Related Report
      1989 Annual Research Report
  • [Publications] 山名早人,他: "並列処理システム-晴-における構造体管理方式" 電子情報通信学会コンピュ-タシステム研究会. CPSY89-3. 1-8 (1989)

    • Related Report
      1989 Annual Research Report
  • [Publications] 村岡洋一: "知的連想メモリマシン" オ-ム社, 189 (1989)

    • Related Report
      1989 Annual Research Report
  • [Publications] 山名早人 他: Proceedings of International Conference. 2. 158-171 (1988)

    • Related Report
      1988 Annual Research Report
  • [Publications] 丸島敏一 他: 電子情報通信学会論文誌. J71-D. 1511-1517 (1988)

    • Related Report
      1988 Annual Research Report
  • [Publications] 村岡洋一: bit. 4、21. 365-377 (1989)

    • Related Report
      1988 Annual Research Report
  • [Publications] 萩原孝: bit. 4、21. 443-454 (1989)

    • Related Report
      1988 Annual Research Report
  • [Publications] 村岡洋一: "VLSIコンピュータアーキテクチャ" 近代科学社, 268 (1988)

    • Related Report
      1988 Annual Research Report

URL: 

Published: 1988-04-01   Modified: 2016-04-21  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi