1994 Fiscal Year Final Research Report Summary
Research on Mathematical Programming Methods for Design Automation of VLSI
Project/Area Number |
05680280
|
Research Category |
Grant-in-Aid for General Scientific Research (C)
|
Allocation Type | Single-year Grants |
Research Field |
計算機科学
|
Research Institution | Osaka City University |
Principal Investigator |
YAMADA Shoichiro Osaka City University, Faculty of Engineering, Lecturer, 工学部, 講師 (70128776)
|
Project Period (FY) |
1993 – 1994
|
Keywords | VLSI / CAD / Design Automaton / High-Level Synthesis / Layout / Linear Programming / Integer Programming |
Research Abstract |
This research has been performed for the investigation on the mathematical programming based formulation of the VLSI design automation problems, and on the heuristic methods based on it as follows : (1) The VLSI allocation and floorplanning problem has been formulated on the integer programming, and the effectivity has been confirmed by the experiments.The result has been reported in the first and forth papers. (2) The allocation and floorplanning problem for VLSI with register files has been formulated on the integer programming.The result has been reported in the third paper. (3) The net models for floorplanning have been invested, and the result has been reported in the second paper. (4) A heuristic method based on the niteger programming for the VLSI allocation problem has been proposed, and the result will be reported in the fifth paper.The extended heuristic in which multiplexers can be considered has been investcated.The paper is submitting to the international conference. (5) A hierachical floorplanning method based on the linear programming has been proposed.The paper is submitting to the IEICE of Japan. In this way, it has been cleared that the mathematical programming can be succsessfully applied to a lot of problems which appear in the many stages of VLSI design automation, and the hierachical heuristic methods based on the mathematical programming are desirable for the real world design in the sence of tradeoff between the quality of the design and necessary computation time.
|
Research Products
(10 results)