1996 Fiscal Year Final Research Report Summary
New Design and Implementation of On Senson Compression
| Project/Area Number |
07555117
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (A)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 試験 |
|---|
| Research Field |
情報通信工学
|
|---|
| Research Institution | The University of Tokyo |
|---|
Principal Investigator |
AIZAWA Kiyoharu Univ. of Tokyo Department of Information and Communication Eng., Associate Profassor, 大学院・工学系研究科, 助教授 (20192453)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
HATORI Mitsutoshi Univ. of Tokyo Department of Information and Communication Eng., Profassor, 大学院・工学系研究科, 教授 (60010790)
|
|---|
| Project Period (FY) |
1995 – 1996
|
| Keywords | Image Sensor / Intelligent Sensor / Image compression / Smart Sensor / Computational Sensor / CMOS Sensor |
|---|
| Research Abstract |
In this research, we propose a novel image sensor on which image signal can be compressed Since image single is compressed on the imager plane by making use of parallel nature of image signals, the amount of sigual read out from the imager can be significantly reduced. Thus, the proposed sensor can be potentially applied to high pixel rate cameras and processing systems which require very high speed imaging and very high resolution for real time imaging ; the very high bandwidth is the fundamental limitation for feasibility of those high pixel rate sensors and processing systems.
Conditional replenishment algorithm is employed for the compression scheme ; it detects temporally changing pixels as active pixels and output those active pixels. Two architechtures of compression sensors listed below were investigated. The prototypes based on both approaches operate more than 1000 frames per second.
(1) Pixel Parallel Architecture
All the required computational elements, that are detection, rate control and address encoding, were implemented. A prototype VLSI which has 32 x 32 pixels was examined.
(2) Column Parallel Architecture
In order to improve fill factor and power dissipation, a column parallel architecture were investigated. A prototype VLSI which has 32 x 32 pixels was implemented and shows good quality of pitures.
|
