• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

1997 Fiscal Year Final Research Report Summary

A Research on a Virtual Model-Architecture for Massively Parallel Computer Systems

Research Project

Project/Area Number 08458069
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field 計算機科学
Research InstitutionKyoto Institute of Technology

Principal Investigator

SHIBAYAMA Kiyoshi  Kyoto Inst.Tech., Eng. & Design, Prof., 工芸学部, 教授 (70127091)

Co-Investigator(Kenkyū-buntansha) HIRATA Hiroaki  Kyoto Inst.Tech., Eng. & Design, Assistant Prof., 工芸学部, 助手 (90273549)
NIIMI Haruo  Kyoto Inst.Tech., Eng. & Design, Assoc.Prof., 工芸学部, 助教授 (40144331)
Project Period (FY) 1996 – 1997
KeywordsMssively Parallel Computer System / Model-Architecture / Virtual computer / Testbed / Computer Architecture / Hardware / Software Tradeoffs
Research Abstract

On the side of the architects of massively parallel processors, it is difficult to manufacture by way of tried experiment and to access their own designing architectures repeatedly. Therefore, it is looked for an environment aiding to design and assess the hardware / software tradeoff.
And, though required the experimental environment for the consistent education from algorithm to system programming and hardware architecture, a few institution can provide a massively parallel processing system.
In this research, we have provided a virtual massively parallel processing environment aiming at effective use for education and research. We have summarized requirements for this environment, and emphasized its adaptability to various problems. We have suggested a virtual model-architecture, consisting of clusters of multiple bus-based distributed shared memory architecture. We have also discussed implementation of the virtual massively parallel processor architecture which is the kernel of this environment. Finally, we have presented an experimental parallel programming system.

  • Research Products

    (8 results)

All Other

All Publications (8 results)

  • [Publications] 野中 恵三: "並列処理による重力多体問題の解法の高速化" 情報処理学会・研究報告. 97-HPC-65. 39-44 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 天津 克秀: "分散メモリ型並列計算機向き階層化スレッドスケジューリング方式" 電子情報通信学会・論文誌. J80-D-I-7. 615-623 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 平田 博章: "マルチスレッドプロセッサおよび1チップマルチプロセッサのための命令キャッシュ構成・命令フェッチ方式の性能評価" 電子情報通信学会・論文誌. J80-D-I-5(掲載予定). (1998)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 柴山 潔: "ハードウェア入門" サイエンス社, 153 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Keizoh NONAKA: "To Speed up Gravitational N-body Problem Solving by Parallel Processing" IPSJ SIG Notes. 97-HPC-65. 39-44 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Katsuhide AMATSU: "Studies of Hierarchical Thread Scheduling for Distributed Memory Parallel Processors" Trans.IEICE. 180-D-I-7. 615-623 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Hiroaki, HIRATA: "Performance Comparisons of Instruction Cache Configurations and Instruction Fetch Schemes for a Multithreaded Processor or a 1-Chip Multiprocessor" Trans.IEICE. J81-D-I-5, (in print). (1998)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Kiyoshi SHIBAYAMA: Introduction to Computer Hardware. Saiensusha, 153 (1997)

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 1999-03-16  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi