• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

1997 Fiscal Year Final Research Report Summary

DEVELOPMENT OF TUNNELING-CURRENT-CONTROLLED THIN FILM TRANSISTORS APPLYING SCHOTTKY CONTACTS

Research Project

Project/Area Number 08555086
Research Category

Grant-in-Aid for Scientific Research (A)

Allocation TypeSingle-year Grants
Section展開研究
Research Field 電子デバイス・機器工学
Research InstitutionFUKUI UNIVERSITY OF TECHNOLOGY (1997)
Osaka University (1996)

Principal Investigator

SHIRAFUJI Junji  FUKUI UNIVERSITY OF TECHNOLOGY,FACULTY OF ENGINEERING,PROFESSOR, 工学部, 教授 (70029065)

Co-Investigator(Kenkyū-buntansha) YOSHINOUCHI Jun  SHARP CORP., LIQUID CRYSTAL LABORATORY,EX-MANAGER, 液晶研究所, 主任研究員
HATTORI Reiji  KYUSHU UNIVERSITY,GRADUATE SCHOOL OF INFORMATION SCIENCE AND ELECTRICAL ENGINEER, 大学院・システム情報科学研究科, 助教授 (60221503)
SUGINO Takashi  OSAKA UNIVERSITY,GRADUATE SCHOOL OF ENGINEERING,ASSOCIATE PROFESSOR, 工学研究科, 助教授 (90206417)
Project Period (FY) 1996 – 1997
KeywordsSchottky Barrier / Tunneling Current / Thin Film Transistor / Polysilicon / Leakage Current / Silicide / Flat Panel Display
Research Abstract

We made attempts to develop tunneling-current controlled thin film transistor (TFTs) applying Schottky contacts at source and drain, and obtained the results as follws :
(1)Improvements of fabrication process for Schottky contacts in poly-Si TFTs
Pd silicide which was prepared by evaporating Pd and annealing at 250゚C was found to be most suitable for Schottky contacts. However, there was still a problem in which the source/drain was short-circuited to the gate electrode due to the deposited Pd on the side wall of gate insulator. This problem was solved by improving the progress in the following way.
・The etching period for removing native oxide before Pd evaporation was increased in order to assure sufficient side-etching of the gate oxide.
・The thickness of Pd was minimized to form silicide entirely during the annealing at 250゚C.
(2)Operation as a p-channel conventional FET
Although the tunneling-current-controlled TFTs were found to have a high transconductance, a large leakage current was observed because of hole injection from the drain. However, when the TFTs were operated in conventional p-channel FET mode, the hole field-effect mobility as high as 15 cm^2/Vs was achieved with a low leakage surrent. This value can be well compared to those for electrons of 20 cm^2/Vs in conventional n-channel poly-Si TFTs. This result may suggest tunneling-current-controlled mode to be suitable for p-channel FETs with a high transconductance.
3)Precise measurement of contact resistance at source/drain with Schottky barrier contact by Gate-Four-Probe method
We measured precisely the contact resistance at source/drain with Schottky barrier contact using a Gate-Four-Probe method. It was found that the contact resistance decreased exponentially with increasing gate voltage ; this confirmed that the tunneling-current through the Schottky barrier was able to be controlled by gate voltage.

  • Research Products

    (2 results)

All Other

All Publications (2 results)

  • [Publications] JUNJI SHIRAFUJI: "Polycrystalline Si TFTs with Schottky-Barrier Contacts at Source and Drain" Technology Report of the Osaka University. 47. 195-203 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Junj Shirafuji: ""Polycrystalline Si TFTs with Schottky-Barrier Contracts at Source and Drain"" Technology Report of the Osaka University. Vol.47, No.2290. 195-203 (1997)

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 1999-03-16  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi