• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

1999 Fiscal Year Final Research Report Summary

High-Level Synthesis of High-Performance VLSI Processors for Intelligent Integrated System

Research Project

Project/Area Number 09450162
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field 計測・制御工学
Research InstitutionTOHOKU UNIVERSITY

Principal Investigator

KAMEYAMA Michitaka  Graduate School of information Sciences, Tohoku University, Professor, 大学院・情報科学研究科, 教授 (70124568)

Co-Investigator(Kenkyū-buntansha) HARIYAMA Masanori  Graduate School of information Sciences, Tohoku University, Research Associate, 大学院・情報科学研究科, 助手 (10292260)
HANYU Takahiro  Graduate School of information Sciences, Tohoku University, Associate Professor, 大学院・情報科学研究科, 助教授 (40192702)
Project Period (FY) 1997 – 1999
KeywordsIntelligent Integrated Systems for Real-World Applications / High-Level Synthesis / Scheduling / Allocation / Logic-In-Memory Architecture / Spacially Parallel Structure / Interconnection Network
Research Abstract

Real-world applications need to achieve very quick response for dynamically changing real-world environment. As broad typical examples of the real-world applications, highly-safe systems, robot systems and multimedia systems are considered, and High-level synthesis for their VLSI processors are studied.
An optimization problem such that an objective function corresponding to a certain physical factor is discussed under physical constraints in the high-level synthesis. Our approach for the high-level synthesis starts from concrete applications. They are a stereo vision VLSI processor, a collision detection VLSI processor and a path-planning VLSI processor. First, we considered a VLSI-oriented algorithm for each application. Then, optimal structure of arithmetic and logic blocks are derived from the view points of performances and chip areas. The major results are shown below:
1. To design high performance VLSI processors in deep-submicron age, it is required to find the architecture such … More that there is no effect on interconnection delay in parallel data transfer between memories and arithmetic modules. For the high-speed and efficient parallel data transfer, an optimal allocation method is developed, and it is applied to design of a stereo vision VLSI processor. The evaluation shows that the performance is greatly increased over the conventional architecture.
2. As a collision detection VLSI processor, we proposed a VLSI-oriented algorithm based on hierarchically iteration of coordinate transformation and matching operation. It is confirmed by implementation of the chip that Read-only content addressable memory and bit-serial pipeline architecture make the performance of the VLSI processor very high.
3. As an intelligent robot which works autonomously in unknown environment, we proposed a fast path planning algorithm to find a feasible collision-free path. One of the most promising configuration is selected according to a distance between every point in free space and the nearest obstacle. The configuration selection keeps a robot as far away as possible from obstacles, and reduces the number of configurations for collision detection. Moreover, a highly-parallel processor based on logic-in-memory architecture and redundancy of processing elements is proposed to overcome a transfer bottleneck between memory and processing elements. Less

  • Research Products

    (26 results)

All Other

All Publications (26 results)

  • [Publications] Seunghwan Lee: "Three-Dimensional Instrumentation VLSI Processor Based on a Concurrent Memori-Access Scheme"Trans.IEICE. E80-C. 1491-1498 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 藤岡与周: "ビットシリアルアーキテクチャに基づくロボット制御用再構成可能VLSIプロセッサの構成"電子情報通信学会論文誌D-I. J81-D-I. 85-93 (1998)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Intelligent Vehicles Using a Hierarchically-Content-Addressable Memory"IEICE Trans.Electron. E82-C. 1722-1729 (1999)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport"Interdisciplinary Information Sciences. Vol.5. 109-115 (1999)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Seunghwan Lee: "Design of a VLSI Processor Chip for Three-Dimensional Instrumentation"SICE'97. 115C-4. 951-954 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Intelligent Vehicles Based on a Hierarchical"IEEE Conference on Intelligent Transportation Systems. (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masanori Hariyama: "Design of a Collision Detection VLSI Processor Based on Minimization of Area-Time"Proceedings of the 1998 IEEE International Conference on Robotics and Automation. 3691-3696 (1998)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masanori Hariyama: "Optimal Design of a Parallel VLSI Processor Based on Minimization of Area-Time"Proceedings of the Workshop on Synthesis And System Integration of Mixed Technologies. SASIMI'98. 179-185 (1998)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Michitaka Kameyama: "Innovation of Intelligent Integrated System Architecture"International Symposium on Future of Intellectual Integrated Electronics. 231-247 (1999)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 季昇桓: "オプティカルフローに基づく高精度3次元計測VLSIプロセッサの構成"計測自動制御学会東北支部第167回研究集会. No.167-7. 1-7 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 張山昌論: "運動物体軌道予測VLSIプロセッサの構成"計測自動制御学会東北支部第172回研究集会. No.172-10. 1-5 (1997)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 張山昌論: "高安全知能集積システム用画像認識プロセッサの構成"計測自動制御学会東北支部研究集会. 179-6. (1998)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 亀山充隆: "知能集積システムとその応用"情報処理学会コンピュータビジョンとイメージメディア研究会. 99-CVIM-111. 17-22 (1999)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Seunghwan Lee: "Three-Dimensional Instrumentation VLSI Processor Based on a Concurrent Memory-Access Scheme"Trans. IEICE. E80-C. 1491-1498 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Yoshichika Fujioka: "Design of a Reconfigurable VLSI Processor for Robot Control Based on Bit-Serial Architecture"Trans. IEICE. J81-D-I. 85-93 (1998)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Intelligent Vehicles Using a Hierarchically-Content-Addressable memory"IEICE Trans. electron. E82-C. 1722-1729 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory"Interdisciplinary Information Sciences. Vol. 5. 109-115 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Seunghwan Lee: "Design of a VLSI Processor Chip for Three-Dimensional Instrumentation"SICE'97. 115 C-4. 951-954 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masanori Hariyama: "Collision Detection VLSI Processor for Intelligent Vehicles Based on a Hierarchical Obstacle Representation"IEEE Conference on Intelligent Transportation Systems. (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masanori Hariyama: "Design of a Collision Detection VLSI Processor Based on Minimization of Area-Time Products"Proceedings of the 1998 IEEE International Conference on Robotics and Automation. 3691-3696 (1998)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Maranori Hariyama: "Optimal Design of a Parallel VLSI Processor Based on Minimization of Area-Time Products and Its Application"Proceedings of the Workshop on Synthesis And System Integration of Mixed Technologies. SASIMI'98. 179-185 (1998)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Michitaka Kameyama: "Innovation of intelligent Integrated System Architecture"International Symposium on Future of Intellectual Integrated Electronics. 231-247 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Seunghwan Lee: "High-Performance Three-Dimensional VLSI Processor Based on Optical Flow"167th SICE Workshop. 167. 1-7 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Seunghwan Lee: "Design of a VLSI Processor for Moving Object Trajectory Prediction"172th SICE Workshop. 172. 1-5 (1997)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Seunghwan Lee: "Design of a Image Recognition VLSI Processor for Highly-Safe Intelligent Integrated Systems"179th SICE Workshop. 179. (1998)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Michitaka Kameyama: "Intelligent Integrated Systems and Their Applications"Technical Report of Information Processing Society on Computer Vision & Image Media. 99-CMIM-111. 17-22 (1999)

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 2001-10-23  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi