2000 Fiscal Year Final Research Report Summary
| Project/Area Number |
10555118
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B).
|
| Allocation Type | Single-year Grants |
|---|
| Section | 展開研究 |
|---|
| Research Field |
電子デバイス・機器工学
|
|---|
| Research Institution | University of Tokyo |
|---|
Principal Investigator |
SAKURAI Takayasu Center of Collaborative Research, University of Tokyo, 国際・産学共同研究センター, 教授 (90282590)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
HIRAMOTO Toshirou VLSI Design and Education Center, University of Tokyo, 大規模集積システム設計教育研究センター, 助教授 (20192718)
|
|---|
| Project Period (FY) |
1998 – 2000
|
| Keywords | LSI / Scaling / Wiring Delay / Repeater / Simulated Diffusion / Super Connect |
|---|
| Research Abstract |
Recently interconnect was minute as scaling of transistor in LSI, interconnects parasitic resistance and capacitance will be one of the biggest source of wiring delay. Scaling law decreases gate delay, but to decrease total delay of circuit is difficult because of increment of interconnect delay.
Repeater insertion is one of the important technique of decrease interconnect delay. The method divide long interconnect by inserting repeaters. In this study, we construct new model for delay time calculation. This study suggested new method for repeater insertion that optimum delay time of interconnects with branch. Power consumption, Power-Delay product and repeater size and number for optimum design was showed, and the relation between power consumption and delay time was considered. Repeater intervals are settled uniquely according to technology node and interconnect length. Because shape and spacing of interconnects are provided by technology node.
Recently, effects of inductance attract considerable attention. But practical side of effects of inductance are not investigated yet when interconnects are divided by repeaters. In this study, we try to measure waveform inside LSI that include waveform detector using sensitive comparator. The waveform will be a source of inductance extraction.
We proposed concept of Super Connect to unite that mentioned above. Super connect means interconnect that have about 10 μm length. Conservative scaling concept cannot keep increment of power consumption and wiring delay. This concept suggest enlarge interconnects as technology nodes advances. Consequently, interconnects resistance, power consumption, interconnect layer and wiring delay will decrease.
|
