• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2001 Fiscal Year Final Research Report Summary

An Intelligent Image-Recognition VLSI System Employing Neuron-MOS Feature Extracting Circuitry

Research Project

Project/Area Number 11305024
Research Category

Grant-in-Aid for Scientific Research (A)

Allocation TypeSingle-year Grants
Section一般
Research Field Electronic materials/Electric materials
Research InstitutionThe University of Tokyo

Principal Investigator

SHIBATA Tadashi  Graduate School of Frontier Sciences, The University of Tokyo, Professor, 大学院・新領域創成科学研究科, 教授 (00187402)

Co-Investigator(Kenkyū-buntansha) MITA Yoshio  Graduate School of Engineering, The University of Tokyo, Lecturer, 大学院・工学系研究科, 講師 (40323472)
Project Period (FY) 1999 – 2001
KeywordsVLSI / Associative processor / Image recognition / Medical radiograph analysis / Brain computing / Psychological brain model / Analog VLSI / Ferroelectric memory
Research Abstract

Despite the phenomenal advancement in the digital computer technology, human-like intelligent information processing is not yet possible. In this project, we have aimed at building a human-like flexible image recognition system using the state-of-the-art silicon technology based upon the "Psychological VLSI Brain Model" proposed by the head investigator. Taking the medical X-ray picture diagnosis as a test vehicle, we have succeeded in developing an intelligent image recognition algorithm, demonstrating the diagnostic results approved by experts having more than 10 years of experience in a university hospital. Furthermore, the real-time response capability of such systems has been shown by developing VLSI chips dedicated to associative image processing. As a result, we have established a solid foundation on which we can build a real-time-response low-power human-like-brain-computing VLSI system in the future research project.
In perceiving and understanding something, recalling the past … More experience most relevant to the current event is occurring in our brains as the most basic processing. Being inspired by such a psychological brain model, we have developed the maximum-likelihood-search VLSI engine, which we call associative processors. Various types of high-performance associative processor chips have been developed using both digital and analog CMOS technologies to meet varying needs. Among them, we have developed a ferroelectric associative memory for the first time as a candidate for use in mobile applications.
The most important achievement in the project is the invention of a new image representation algorithm called PPED (projected Principal-Edge Distribution), which has enabled us to carry out robust image recognition using the associative processors. The algorithm bases on the extraction of most primitive features in the image (which we called "piclet") by a dedicated VLSI chip to form feature vectors. The PPED representation very well preserves the human perception of similarity among images in the vector space while achieving the substantial dimensionality reduction in the image data, thus providing the most favorable feature for hardware recognition systems using associative processors. Less

  • Research Products

    (48 results)

All Other

All Publications (48 results)

  • [Publications] Tadashi Shibata: "Intelligent Signal Processing Based on a Psychologically-Inspired VLSI Brain Model"IEICE Trans. Fundamentals. Vol.E85-A, No.3. 600-609 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Kiyoto Ito: "A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture"Japanese Journal of Applied Physics. Vol.41. 2301-2305 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Huaiyu Xu: "Optimizing Vector-Quantization Processor Architecture for Intelligent Query Search Applications"Japanese Journal of Applied Physics. Vol.41. 2295-2300 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Hiroe Kimura: "A Hardware-Friendly Algorithm for Motion-Based Saliency Detection"Proceedings of 6^<th> International Conference on Soft Computing (IIZUKA 2000), Iizuka, Fukuoka, Japan October 1-4, 2000. 703-709 (2000)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] M Yagi: "A Hardware-Friendly Soft-Computing Algorithm for Image Recognition"Proceedings of 10^<th> European Signal Processing Conference (EUSIPCO 2000), Tampere, Finland, Sept. 4-8, 2000. 729-732 (2000)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Tadashi Shibata: "Intelligent VLSI Systems Based on a Psychological Brain Model"Proceedings of 2000 IEEE International Symposium on Intelligent Signal Processing and Systems (ISPACS 2000), Honolulu, Hawaii, U.S.A., November 5-8, 2000. 323-332 (2000)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] T.Yamasaki: "A Fast Self-Convergent Flash-Memory Programming Schme for MV and Analog Data Storage"Proceedings of The 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001), Sydney, Austlaria, May. 6-9, 2001. IV. 930-933 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] T.Yamasaki: "An Analog Similarity Evaluation Circuit Featuring Variable Functional Forms"Proceedings of The 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001), Sydney, Australia, May. 6-9, 2001. III. 561-564 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masayoshi Adachi: "Image Representation Algorithm Featuring Human Perception of Similarity for Hardware Recognition Systems"Proceedings of the International Conference on Artificial Intelligence (IC-AI'2001), Ed. by H. R. Arabnia (CSREA Press, ISDBN : 1-892512-78-5), Las Vegas, Nevada, USA, June 25-28, 2001. I. 229-234 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Toshihiko Yamasaki: "Analog Pattern Classifier with Flexible Matching Circuitry Based on Principal-Axis-Projection Vector Representation"Proceedings of the 27^<th> European Solid-State Circuits Conference (ESSCIRC 2001), Ed. by F. Dielacher and H. Grunbacher, (Frontier Group), Villach, Austria, September 18-20, 2001. 212-215 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Makoto Ogawa: "NMOS-based Gaussian-Element-Matching Analog Associative Memory"Proceedings of the 27^<th> European Solid-State Circuits Conference (ESSCIRC 2001), Ed. by F. Dielacher and H. Grunbacher, (Frontier Group), Villach, Austria, September 18-20, 2001. 272-275 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Tadashi Shibata: "Bio-Inspired Hardware Computation for Robust Image Recognition"Proceedings of 2001 International Symposium on Nonlinear Theory and its Applications (NOLTA2001), Zao, Miyagi, Japan, Oct. 28-NoV. 1, 2001. 585-588 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] T.Yamasaki: "Analog Soft-Pattern-Matching Classifier Using Floating-Gate MOS Technology"Advances in Neural Information Processing Systems 14, Eds. T. G. Dietterich, S. Becker, and Z. Ghahramani (MIT Press, Cambridge, England, 2002). Vol.II. 1131-1138 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] M.Yagi: "A Human-Perception-like Image Recognition System based on PAP Vector Representation with Multi Resolution Concept"Proceedings of 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2002), Florida, May 13-17, 2002. I. 1045-1048 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masakazu Yagi: "Optimizing Feature-Vector Extraction Algorithm from Grayscale Images for Robust Medical Radiograph Analysis"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi (TSI Press, Albuquerque, 2002). Vol.13. 251-257 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Tadashi Shibata: "Psychologically-Inspired Integrated Circuits for Human-Like Soft Computing Systems"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi (TSI Press, Albuquerque, 2002). Vol.13. 1-10 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Qian-Rong Gu: "Application of Vector Quantization Algorithm to Dental Arch Classification in Orthodontics Practice"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi (TSI Press, Albuquerque, 2002). Vol.13. 279-285 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Daisuke Kobayashi: "A Ferroelectric Analog Associative Memory Technology Employing Hetero-gate Floating-Gate-MOS Structure"Digest of Technical Papers of 2002 Symposium on VLSI Technology, Honolulu, June 11-13, 2002. 116-117 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Makoto Ogawa: "A general-purpopse vector-quantization processor employing two-dimensional bit-propagating winner-take-all"Digest of Technical Papers of 2002 Symposium on VLSI Circuits, Honolulu, June 13-15, 2002. 244-247 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Hiroe Kimura: "A Motion-Based Analog VLSI Saliency Detector Using Quasi-Two-Dimensional Hardware Algorithm"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002), Arizona, May 26-29, 2002. III. 333-336 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Toshihiko Yamasaki: "Low-Power CDMA Analog Matched Filters Based on Floating-Gate Technology"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002), Arizona, May 26-29, 2002. V. 625-628 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Masakazu Yagi: "An Associative-Processor-Based Mixed Signal System for Robust Image Recognition"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002), Arizona, May 26-29, 2002. V. 137-140 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] S.Nomura: "Pure-Capacitance-Load Source-Follower Comparators for Low-Power Winner-Take-All Circuitry"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002), Arizona, May 26-29, 2002. III. 759-762 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] Tadashi Shibata: "Intelligent Signal Processing Based on a Psychologically-Inspired VLSI Brain Model"IEICE Trans. Fundamentals. Vol.E85-A,No.3. 600-609 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Kiyoto Ito, Makoto Ogawa and Tadashi Shibata: "A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture"Japanese Journal of Applied Physics. Vol.41. 2301-2305 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Huaiyu Xu, Yoshio Mita and Tadashi Shibata: "Optimizing Vector-Quantization Processor Architecture for Intelligent Query Search Applications"Japanese Journal of Applied Physics. Vol.41. 2295-2300 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] T. Shibata, M. Yagi, and M. Adachi: "Soft-Computing Integrated Circuits for Intelligent Information Processing"Proceedings of The Second International Conference on Information Fusion (Sunnyvale, California, July 6-8). Vol.1. 648-656 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Hiroe Kimura and Tadashi Shibata: "A Hardware-Friendly Algorithm for Motion-Based Saliency Detection"Proceedings of 6^<th> International Conference on Soft Computing (IIZUKA 2000)(Iizuka, Fukuoka, Japan October 1-4). 703-709 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] M. Yagi, M. Adachi, and T. Shibata: "A Hardware-Friendly Soft-Computing Algorithm for Image Recognition"Proceedings of 10^<th> European Signal Processing Conference (EUSIPCO 2000(Tampere, Finland, Sept.4-8). 729-732 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Tadashi Shibata: "Intelligent VLSI Systems Based on a Psychological Brain Model"Proceedings of 2000 IEEE International Symposium on Intelligent Signal Processing and Systems(ISPACS 2000)(Honolulu, Hawaii, U.S.A., November 5-8). 323-332 (2000)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] T. Yamasaki, A. Suzuki, D. Kobayashi, and T. Shibata: "A Fast Self-Convergent Flash-Memory Programming Schme for MV and Analog Data Storage"Proceedings of The 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001)(Sydney, Austlaria, May. 6-9). IV-930-933 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] T. Yamasaki and T. Shibata: "An Analog Similarity Evaluation Circuit Featuring Variable Functional Forms"Proceedings of The 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001)(Sydney, Austlaria, May. 6-9). III-561-564 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masayoshi Adachi and Tadashi Shibata: "Image Representation Algorithm Featuring Human Perception of Similarity for Hardware Recognition Systems"Proceedings of the International Conference on Artificial Intelligence (IC-AI'2001), Ed. by H. R. Arabnia,(CSREA Press, ISDBN:1-892512-78-5), Las Vegas, Nevada, USA, June 25-28. I-229-234 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Toshihiko Yamasaki, Ken Yamamoto, and Tadashi Shibata: "Analog Pattern Classifier with Flexible Matching Circuitry Based on Principal-Axis-Projection Vector Representation"Proceedings of the 27^<th> European Solid-State Circuits Conference (ESSCIRC 2001), Ed. by F. Dielacher and H. Grunbacher((Frontier Group), Villach, Austria, September 18-20). 212-215 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Makoto Ogawa and Tadashi Shibata: "NMOS-based Gaussian-Element-Matching Analog Associative Memory"Proceedings of the 27^<th> European Solid-State Circuits Conference (ESSCIRC 2001), Ed. by F. Dielacher and H. Grunbacher((Frontier Group), Villach, Austria, September 18-20). 272-275 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Kiyoto Ito, Makoto Ogawa, and Tadashi Shibata: "A High-Performance Time-Domain Winner-Take-All Circuit Employing OR-Tree Architecture"Extended Abstracts, the 2001 International Conference on Solid State Devices and Materials (SSDM 2001)(Tokyo, September 26-28). 94-95 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Tadashi Shibata, Masakazu Yagi, and Toshihiko Yamasaki: "Bio-Inspired Hardware Computation for Robust Image Recognition"Proceedings of 2001 International Symposium on Nonlinear Theory and its Applications(NOLTA2001)(Zao, Miyagi, Japan, Oct.28-Nov.1). 585-588 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] T. Yamasaki and T. Shibata: "Analog Soft-Pattern-Matching Classifier Using Floating-Gate MOS Technology"Advances in Neural Information Processing Systems 14, Eds. T. G. Dietterich, S. Becker, and Z. Ghahramani (MIT Press, Cambridge, England). Vol.II. 1131-1138 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] M. Yagi and T. Shibata: "A Human-Perception-like Image Recognition System based on PAP Vector Representation with Multi Resolution Concept"Proceedings of 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2002)(Florida, May 13-17). I-1045-I-1048 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masakazu Yagi, Tadashi Shibata and Kenji Takada: "Optimizing Feature-Vector Extraction Algorithm from Grayscale Images for Robust Medical Radiograph Analysis"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi(TSI Press, Albuquerque). Vol.13. 251-257 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Qian-Rong Gu, Tadashi Shibata, Kyoko Fujita, and Kenji Takada: "Application of Vector Quantization Algorithm to Dental Arch Classification in Orthodontics Practice"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi(TSI Press, Albuquerque). Vol.13. 279-285 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Tadashi Shibata: "Psychologically-Inspired Integrated Circuits for Human-Like Soft Computing Systems"Soft Computing, Multimedia, Biomedicine, Image Processing and Financial Engineering, Eds. Mo Jamshidi, Y. Hata, M. Fathi, A. Homaifar, and J. S. Jamshidi(TSI Press, Albuquerque), Proceedings of the Fifth Biannual World Automation Congress (WAC 2002) ISSCI 2002 and IFMIP 2002, Orland, Florida, USA, June 9-13, 2002.. Vol.13. 1-10 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Daisuke Kobayashi, Tadashi Shibata, Yoshikazu Fujimori, Takashi Nakamura, and Hidemi Takasu: "A Ferroelectric Analog Associative Memory Technology Employing Hetero-gate Floating-Gate-MOS Structure"Digest of Technical Papers of 2002 Symposium on VLSI Technology, (Honolulu, June 11-13). 116-117 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Makoto Ogawa, Kiyoto Ito, and Tadashi Shibata: "A general-purpopse vector-quantization processor employing two-dimensional bit-propagating winner-take-all"Digest of Technical Papers of 2002 Symposium on VLSI Circuits, (Honolulu, June 13-15). 244-247 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Hiroe Kimura and Tadashi Shibata: "A Motion-Based Analog VLSI Saliency Detector Using Quasi-Two-Dimensional Hardware Algorithm"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002)(Arizona, May 26-29). III-333-III-336 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Toshihiko Yamasaki, Teruyasu Taguchi, and Tadashi Shibata: "Low-Power CDMA Analog Matched Filters Based on Floating-Gate Technology"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002)(Arizona, May 26-29). V-625-V-628 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] Masakazu Yagi and Tadashi Shibata: "An Associative-Processor-Based Mixed Signal System for Robust Image Recognition"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002)(Arizona, May 26-29). V-137-V-140 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] S. Nomura and T. Shibata: "Pure-Capacitance-Load Source-Follower Comparators for Low-Power Winner-Take-All Circuitry"Proceedings of 2002 IEEE International Symposium on Circuits and Systems (ISCAS 2002)(Arizona, May 26-29). III-759-III-762 (2002)

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 2003-09-17  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi