• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2002 Fiscal Year Final Research Report Summary

Design System for Next-Generation High-Performance Analog Integrated Circuits

Research Project

Project/Area Number 11450145
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field 情報通信工学
Research InstitutionTokyo Institute of Technology

Principal Investigator

FUJII Nobuo  Tokyo Institute of Technology, Graduate School of Science and Engineering, Professor, 大学院・理工学研究科, 教授 (00016601)

Co-Investigator(Kenkyū-buntansha) KANEKO Mineo  Japan Advanced Institute of Science and Technology, School of Information Science, Professor, 情報科学研究科, 教授 (00185935)
TAKAGI Shigetaka  Tokyo Institute of Technology, Graduate School of Science and Engineering, Professor, 大学院・理工学研究科, 教授 (10187932)
NISHIHARA Akinori  Tokyo Institute of Technology, Center for Research and Development of Educational Technology, Professor, 教育工学開発センター, 教授 (90114884)
TAKAKUBO Kawori  Tokai University, Faculty of Engineering, Associate Professor, 工学部, 助教授 (40282834)
ISHIKAWA Masayuki  Kisarazu National College of Technology, Department of Electrical and electronic Engineering, Professor, 電気電子工学科, 教授 (50143665)
Project Period (FY) 1999 – 2002
Keywordsanalog basic building block / A-D converte / switched-capacitor amplifier / automatic analog circuit design / digital substrate noise
Research Abstract

The aim of this project is to build up a design system for analog circuits in mixed-signal LSIs, which are expected to play an important role in 21st century. The following results are obtained in the project.
(1) In order to build such a system analog basic building blocks under low-power supply voltages are proposed. The circuits are applied to a synthesis of a △ΣAS Analog-to-Digital converter as an example.
(2) Switched-capacitor circuits are discrete-time signal processing ones and also important analog building blocks Since sitched-capacitor circuits have a clock feedthrough problem, a method to reduce the clock feedthrough effect is proposed.
(3) To help analog circuit designs instead of a small number of analog circuit designers automatic analog circuit design algorithm is proposed.
(4) To reduce noise from digital circuits via a substrate active gurad band circuit is proposed.
Investigation for excellent analog circuit layouts and combination of all results obtained above are left as future problems.

  • Research Products

    (12 results)

All Other

All Publications (12 results)

  • [Publications] S.Takagi, N.R.Agung, K.Wada, N.Fujii: "Fully On-Chip Active Guard Band Circuit for Digital Noise Cancellation"電子情報通信学会論文誌. E85-A・2. 373-380 (2002)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] H.Shibata, N.Fujii: "An Evolutionary Synthesis of Analog Active Circuits Using Current Path Based Coding"電子情報通信学会論文誌. E84-A・10. 2561-2568 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] H.Shibata, N.Fujii: "Analog Circuit Synthesis Based on Reuse of Topological Feature of Prototype Circuits"電子情報通信学会論文誌. E84-A・11. 2778-2784 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 高窪かをり, 高木茂孝, 高窪統, 藤井信生: "2段積みMOSFET構成の電圧平均回路"電子情報通信学会論文誌. J82-C-II・8. 462-463 (1999)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 石川雅之, 長坂正史, 高木茂孝, 藤井信生: "単位利得バッファを用いたSC増幅回路における素子数およびオフセットの低減"電気学会研究会資料. ECT-01-53. 53-58 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] 高窪かをり, 長竹洋平, 高木茂孝, 藤井信生: "相補構成によるRail-to-Rail2段積みOTA"電気学会研究会資料. ECT-01-40. 35-39 (2001)

    • Description
      「研究成果報告書概要(和文)」より
  • [Publications] S. Takagi, et. al.: "Fully On-Chip Active Guard Band Circuit for Digital Noise Cancellation"Transactions of the Institute of Electronics, Infomation and Communication Engineers. E85-A, No.2. 373-380 (2002)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] H. Shibata, et, al.: "Analog Circuit Synthesis Based on Reuse of Topological Feature of Prototype Circuits"Transactions of the Institute of Electronics, Infomation and Communication Engineers. E84-A, No.11. 2778-2784 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] H. Shibata, et. al.: "An Evolutionary Synthesis of Analog Active Circuits Using Current Path Based Coding"Transactions of the Institute of Electronics, Infomation and Communication Engineers. E84-A, No.10. 2561-2568 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] K. Takakubo, et. al.: "Voltage Averaging Circuit consisting of Two MOSFET's between Rails"Trans〓tions of the Institute of Electronics, Infomation and Communication Engineers. J82-C-II, No.8. 4**-463 (1999)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] M. Ishikawa, et. al.: "Element-number and Offset-Voltage Reductions for Switched-Capacitor Amplifiers using Unity-Gain Buffers"The Papers of Technical Meeting on Electronic Circuits, IEEJ. ECT-01-53. 53-58 (2001)

    • Description
      「研究成果報告書概要(欧文)」より
  • [Publications] K. Takakubo, et. al.: "Rail-to-Rail OTA consisting of Complementary Two MOSFET's Subtracters"The Papers of Technical Meeting on Electronic Circuits, IEEJ. ECT-01-40. 35-39 (2001)

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 2004-04-14  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi