| Project/Area Number |
12450153
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
情報通信工学
|
|---|
| Research Institution | Osaka University |
|---|
Principal Investigator |
SHIRAKAWA Isao Osaka University, Department of Information Systems Engineering, Professor, 大学院・工学研究科, 教授 (10029100)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
FUJITA Gen Osaka University, Center of Advanced Research Projects, Research Associate, 先導的研究オープンセンター, 助手 (30304025)
ONOYE Takao Kyoto University, Department of Communications and Computer, Associate Professor, 大学院・情報学研究科, 助教授 (60252590)
ISHIURA Nagisa Osaka University, Department of Information Systems Engineering, Associate Professor, 大学院・工学研究科, 助教授 (60193265)
|
|---|
| Project Period (FY) |
2000 – 2001
|
| Keywords | discrete wavelet transform / VLSI / low power / retargetable compiler |
|---|
| Research Abstract |
In this project, we developed VLSI architecture for video codec based on discrete wavelet transform. We developed a wavelet based algorithm for scalable still-image and video compression. The algorithm adopts a modified 2-D subband decomposition scheme in conjunction with a partial zerotree search for efficient Embedded Zerotree Wavelet coding. In spite of the performance inferiority to teh conventional DWT, the algorithm attains significant reduction of DWT memory requirements, enhancing a reasonable balance between implementation cost and image quality.
Furthermore, we implemented an MPEG-4 audio decoder, which is dedicated to portable audio appliances. Based on the results of sound quality evaluation, a low-power architecture is devised by means of frame-level pipeline and optimization of functional datapath. The proposed MPEG-4 audio decoder has been implemented with the use of 0.25 μm CMOS library, which integrates 30 k gates and dissipates 4.54 mW at 2.5 V supply.
|
