2005 Fiscal Year Final Research Report Summary
Research on HW/SW Co-design of Network Systems with Timing Constraints
| Project/Area Number |
15300016
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Osaka University |
|---|
Principal Investigator |
HIGASHINO Teruo Osaka University, Graduate School of Information Science and Technology, Professor, 大学院・情報科学研究科, 教授 (80173144)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
YASUMOTO Keiichi Nara Institute of Science and Technology, Graduate School of Information Science and Technology, Associate Professor, 情報科学研究科, 助教授 (40273396)
NAKATA Akio Osaka University, Graduate School of Information Science and Technology, Associate Professor, 大学院・情報科学研究科, 助教授 (60295839)
UMEDU Takaaki Osaka University, Graduate School of Information Science and Technology, Assistant Professor, 大学院・情報科学研究科, 助手 (10346174)
|
|---|
| Project Period (FY) |
2003 – 2005
|
| Keywords | Network Systems / HW / SW Co-design / Concurrent Systems / Reliability / Parametric Model Checking / Hardware Synthesis / Linear Programming |
|---|
| Research Abstract |
Due to the progress of the high-speed wireless network technologies such as WLAN and WCDMA, many new functions like web browsing, high-quality audio playback, digital camera, and video telephony have been integrated into cellular phone terminals. Various components including CPU,DSP, memory and CCD are used to realize such highly functional terminals. In order to shorten the development period and save the total cost of components satisfying expected performance and timing constraints, we need methods for efficiently developing a real-time embedded system using general components. In this paper, we propose a method for designing high-reliable real-time embedded systems with FPGA and general hardware components. In our method, we specify a system as a parallel composition of concurrent periodic EFSMs with timing constraints. We give performance values like data processing time and data input/output time as parameters of transition conditions in the EFSMs. Using a parametric model checking technique, we derive a parameter condition C which must hold for a system specification S to proceed without deadlocks and satisfy given timing constraints R. By preparing a list of cost-performance characteristics of available components and substituting their values to the derived parameter condition C we can automatically select an appropriate combination of components which minimizes the total cost. We have developed a design support tool based on the proposed technique. From a system specification, our synthesis tool can derive an RT-level VHDL description which can be synthesized as an FPGA circuit for controlling the components and transferring data among them. We have applied our technique to development of a basic functionality of a cellular phone and confirmed its usefulness.
|
Research Products
(16 results)
-
-
-
-
-
-
-
[Journal Article] A Design Method of Real-Time Embedded Systems Considering Cost-Performance of Components2005
Author(s)
Kitani, T., Takamoto, Y., Yasumoto, K., Nakata, A., Higashino, T.
-
Journal Title
IEICE Transactions on Fundamentals (in Japanese) Vol.J88-A, No.12
Pages: 1487-1496
Description
「研究成果報告書概要(欧文)」より
-
-
-
-
-
-
-
-
[Journal Article] Design and Implementation of Priority Queuing Mechanism on FPGA using Concurrent Periodic EFSMs and Parametric Model Checking2003
Author(s)
Kitani, T., Takamoto, Y., Naka, I., Yasumoto, K., Nakata, A., Higashino,T.
-
Journal Title
Proceedings of the 13th International Conference on Field Programmable Logic and Applications(FPL2003)
Pages: 1145-1148
Description
「研究成果報告書概要(和文)」より
-
[Journal Article] Design and Implementation of Priority Queuing Mechanism on FPGA using Concurrent Periodic EFSMs and Parametric Model Checking2003
Author(s)
Kitani, T., Takamoto, Y., Naka, I., Yasumoto, K., Nakata, A., Higashino, T.
-
Journal Title
Proceedings of the 13th International Conference on Field Programmable Logic and Applications (FPL2003)
Pages: 1145-1148
Description
「研究成果報告書概要(欧文)」より
