• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2005 Fiscal Year Final Research Report Summary

Asynchronous Pulse-type Chaotic Neural Networks with Hardware Models

Research Project

Project/Area Number 15560308
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field Electron device/Electronic equipment
Research InstitutionNihon University

Principal Investigator

SAEKI Katsutoshi  Nihon University, College of Science and Technology, Assistant Professor, 理工学部, 講師 (60256807)

Co-Investigator(Kenkyū-buntansha) SEKINE Yoshifumi  Nihon University, College of Science and Technology, Professor, 理工学部, 教授 (90059965)
Project Period (FY) 2003 – 2005
KeywordsPulse-type / Neuron model / Negative resistance / Multiple valued memory cell / Hardware active dendrite model / CPG model / STDP / Ring neural network
Research Abstract

Brain subsystems have a high degree of information processing ability, namely recognition and learning. However, the information processing functions have not been clarified as yet. As a result, various neuron models and artificial neural networks have been studied in order to clarify the information processing functions of biological neural networks, and apply them to engineering problems. Artificial neural networks performing similarly to the human brain are required for constructing an information processing system of brain-type using the VLSI technology.
In this study, we discuss asynchronous pulse-type chaotic neural networks with hardware models.
Results,
(1)In our proposed hardware active dendrite model, it is shown clearly that the active dendrite model has similar biological backpropagation characteristics (References No.1).
(2)We propose the CMOS implementation of a multiple valued memory cell using A-shaped negative resistance devices for plastic synapses (References No.2).
(3)We construct a short-term memory circuit, and we verify the memory patterns of the temporal pattern recognition circuit using hardware ring neural networks (References No.3).
(4)We investigate the effect of STDP on the ability to extract phase information buried in fluctuation. We focus on spike timing dependent synaptic plasticity (STDP), and we construct neural networks from a pulse-type hardware neuron model using STDP. We show that phase information buried in fluctuation is revealed by the effect of STDP, making it possible to decode the synaptic weight. Moreover, we show that it is possible to extract the phase difference buried in fluctuation representing the reinforcement part of the synaptic weight, using neural networks with STDP.
(5)It is shown that generation and transition of oscillation patterns are possible by giving external inputs of one pulse to the CPG (Central Pattern Generator) model (References No.4).

  • Research Products

    (7 results)

All 2006 2005 2004 2003

All Journal Article (7 results)

  • [Journal Article] A Pulse-Type Hardware CPG model for Quadruped Locomotion Pattern2006

    • Author(s)
      Keiko Hata, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      International Congress Series vol.1291(印刷中)

    • Description
      「研究成果報告書概要(和文)」より
  • [Journal Article] A Pulse-Type Hardware CPG Model for Quadruped Locomotion Pattern2006

    • Author(s)
      Keiko Hata, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      International Congress Series vol.1291

    • Description
      「研究成果報告書概要(欧文)」より
  • [Journal Article] Short-term memory circuit using hardware ring neural networks2005

    • Author(s)
      Naoya Sasano, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      Artificial Life and Robotics vol.9, no.2

      Pages: 81-85

    • Description
      「研究成果報告書概要(和文)」より
  • [Journal Article] CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-shaped Negative-Resistance Devices2004

    • Author(s)
      Katsutoshi Saeki, Heisuke Nakashima, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science vol. E87-A, no.4

      Pages: 801-806

    • Description
      「研究成果報告書概要(和文)」より
  • [Journal Article] CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-Shaped Negative-Resistance Devices2004

    • Author(s)
      Katsutoshi Saeki, Heisuke Nakashima, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E87-A, no.4

      Pages: 801-806

    • Description
      「研究成果報告書概要(欧文)」より
  • [Journal Article] A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model2003

    • Author(s)
      Zongyang Xue, Haruki Nagami, Kazutaka Someya, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science vol. E86-A, no.9

      Pages: 2287-2293

    • Description
      「研究成果報告書概要(和文)」より
  • [Journal Article] A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model2003

    • Author(s)
      Zongyang Xue, Haruki Nagami, Kazutaka Someya, Katsutoshi Saeki, Yoshifumi Sekine
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.E86-A, no.9

      Pages: 2287-2293

    • Description
      「研究成果報告書概要(欧文)」より

URL: 

Published: 2007-12-13  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi