2018 Fiscal Year Final Research Report
High-speed data transmission technology system based on coding and signal processing and its application
| Project/Area Number |
15H02675
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Computer system
|
|---|
| Research Institution | Gunma University |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2015-04-01 – 2019-03-31
|
| Keywords | 多値論理 / 高速信号伝送 / 波形等化回路 / PAM-4 / イコライザ / 符号化技術 / FPGA |
|---|
| Outline of Final Research Achievements |
There is growing demand for ultra-high-speed serial electric interconnects for data centers and throughout the IT infrastructure. However, in such high-speed serial links, channel distortion which arises from the limited channel bandwidth, and noise significantly restricts the total VLSI system performance.
This research proposes network-centric VLSI system design based on sophisticated coding and signal processing techniques to overcome the problems. In particular, we consider the high-speed data transmission techniques based on PAM-4 signaling that is adopted in the next-generation high-speed signal transmission standard. The main research results are (1) consideration and demonstration of waveform equalization algorithm for PAM-4 data transmission and (2) evaluation of signal integrity by statistical eye pattern measurement of PAM-4 signaling.
|
| Free Research Field |
集積回路工学
|
| Academic Significance and Societal Importance of the Research Achievements |
近年、集積回路システムやデータセンター等において高速大容量データ伝送のニーズが高まっているが、配線の激増・伝送波形の劣化等が高速信号伝送の技術的課題となっている。本研究は、携帯電話等の無線通信で用いられている高度な符号化・信号処理技術が信号伝送の高性能化に適用可能な点に着目し、配線主体のVLSIシステムの設計理論体系を構築する点に学術的意義を有する。
本研究成果は、微細化された集積回路において、従来のデバイス主体の設計とは異なり、配線の高性能化に着目することによりデバイス性能を活かす新視点からの集積回路設計手法であり、ビックデータ、IoT時代のICTインフラ実現に有効な技術と考えられる。
|
