2007 Fiscal Year Final Research Report Summary
Research of Multiple-Input and Multiple-Output Functional Devices by Means of Nanodot Array
Project/Area Number |
17201029
|
Research Category |
Grant-in-Aid for Scientific Research (A)
|
Allocation Type | Single-year Grants |
Section | 一般 |
Research Field |
Microdevices/Nanodevices
|
Research Institution | Hokkaido University |
Principal Investigator |
TAKAHASHI Yasuo Hokkaido University, Grad.School of Inf.Sci.&Tech., Professor (90374610)
|
Co-Investigator(Kenkyū-buntansha) |
ARITA Masashi Hokkaido University, Grad.School of Inf.Sci.&Tech., Asso.Prof. (20222755)
AMEMIYA Yoshihito Hokkaido University, Grad.School of Inf.Sci.&Tech., Professor (80250489)
INOKAWA Hiroshi Shizuoka University, Research Inst.Electronics, Professor (50393757)
NISHIGUCHI Katsuhiko Ntt Coop., NTT Basic Research Labs., Researcher (00393760)
|
Project Period (FY) |
2005 – 2007
|
Keywords | Device with Few Electron Regime / Quantum Dots / Low Power Consumption / Electron Devices&Systems / Nano Materials / Silicon / Integrated Devices / Flexible Logic Gats |
Research Abstract |
We proposed a new flexible logic device which has multi-outputs and multi-outputs by means of a nanodot array. We first confirmed the operation principle as a flexible logic device by simulation. Then, we actually fabricated Si nanodot-array devices, and demonstrated the higher functionalities that conventional devices have never had. In addition, we developed the metal-nanodot-array-formation techniques in order to achieve smaller nanodots. 1. Simulation taking account of stochastic tunneling of single electron We built a Monte-Carlo simulator in order to confirm the basic operation of the nanodot-array device as a flexible logic device.We clarified that the device operates as a multi-input logic gate whose function can be changed by the control gate voltage. 2. Si nanodot-array device fabrication and the evaluation of their electrical characteristics We fabricated Si nanodot-array devices using conventional CMOS fabrication technology, in which the key processes are electron-beam lithogr
… More
aphy and thermal oxidation of Si. We made 2x2 nanodot arrays and attached two small input gates which coupled capacitively with nanodots in the array. Finally, we attached a big control gate on top of the device so as to be coupled with all the nanodots. We achieved the high functionality in which we can obtain all six important two-input logic functions by changing the control-gate voltage. We also achieved a possibility of an operation as a multi-input and multi-output device, which cannot be attained by the use of conventional devices. 3. Metal-nanodot-array formation We investigated fabrication technologies for getting small metal nanodot arrays which have sub-ten-nanometer dot sizes. We also investigated the arrays which use ferromagnetic metal dots. The device is expected as a spin-dependent tunneling device, in which the tunneling probability is changed by the coupling among the dots or gate voltage, which may enable us to use a new additional functionality. We achieved two-dimensional metal nanodot arrays which have a few nanometer-dot sizes. Less
|
Research Products
(237 results)
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[Presentation] Characteristics of Si multi-gate nanodot array device2008
Author(s)
M. Jo, T. Kaizawa, M. Arita, A. Fujiwara, K. Yamazaki, H. Inokawa, Y. Takahashi
Organizer
The 55th Spring Meeting of The Japan Society of Applied Physics and Related Societies
Place of Presentation
College of Sci. & Tech., Nihon Univ., Funabashi
Year and Date
20080327-20080330
Description
「研究成果報告書概要(欧文)」より
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[Presentation] Infrared detection with silicon nano-transistors2007
Author(s)
K. Nishiguchi, A. Fujiwara, Y. Ono, H. Yamaguchi, H. Inokawa, Y. Takahashi
Organizer
The 54th Spring Meeting of The Japan Society of Applied Physics and Related Societies
Place of Presentation
Aoyama Gakuinn Univ.
Year and Date
20070327-20070330
Description
「研究成果報告書概要(欧文)」より
-
-
-
-
[Presentation] Lorentz TEM observation of NiFe/Cu/NiFe2007
Author(s)
T. Fujii, A. Murakami, K. Hamada, M. Arita, Y. Takahashi
Organizer
The 54th Spring Meeting of The Japan Society of Applied Physics and Related Societies
Place of Presentation
Aoyama Gakuinn Univ.
Year and Date
20070327-20070330
Description
「研究成果報告書概要(欧文)」より
-
-
-
-
[Presentation] Hopping conduction in buried-channel SOI MOSFETs with shallow impurities2007
Author(s)
Y. Ono, J.-F. Morizur, K. Nishiguchi, K. Takashina, H. Yamaguchi, A. Fujiwara, K. Hiratsuka, S. Horiguchi, H. Inokawa, Y. Takahashi
Organizer
International Conference on Nanoelectronics, Nanostructures, and Carrier Interaction, (NNCI 2007)
Place of Presentation
Atsugi
Year and Date
20070220-20070223
Description
「研究成果報告書概要(欧文)」より
-
-
-
[Presentation] 単電子デバイス2007
Author(s)
猪川, 洋
Organizer
電子情報通信学会総合大会
Place of Presentation
北海道大学
Year and Date
20070201-02
Description
「研究成果報告書概要(和文)」より
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[Presentation] Single-Electron Transfer in Silicon2005
Author(s)
Y. Ono, A. Fujiwara, Y. Takahashi, H. Inokawa
Organizer
13th International Workshop on The Physics of Semiconductor Devices, (IWPS-13)
Place of Presentation
New Delhi, India (invited)
Year and Date
20051213-20051217
Description
「研究成果報告書概要(欧文)」より
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
[Presentation] Silicon-based Single-Electron Devices2005
Author(s)
Y. Takahashi, Y. Ono, A. Fujiwara, K. Nishiguchi, H. Inokawa
Organizer
4th International Conference on Silicon Epitaxy and Heterostructures
Place of Presentation
Awaji Island (invited)
Year and Date
20050523-20050526
Description
「研究成果報告書概要(欧文)」より
-
-
-
-