2009 Fiscal Year Final Research Report
Development of SFQ Logic Gates Connectable to Passive Transmission Lines and Their Application to Digital Signal Processors
Project/Area Number |
18080005
|
Research Category |
Grant-in-Aid for Scientific Research on Priority Areas
|
Allocation Type | Single-year Grants |
Review Section |
Science and Engineering
|
Research Institution | Yokohama National University |
Principal Investigator |
YOSHIKAWA Nobuyuki Yokohama National University, 大学院・工学研究院, 教授 (70202398)
|
Co-Investigator(Kenkyū-buntansha) |
KANEDA Hisayoshi 国立大学法人横浜国立大学, 大学院・工学研究院, 助手 (30242382)
|
Project Period (FY) |
2006 – 2009
|
Keywords | 局在電磁波 / 単一磁束量子 / SFQ / 単一磁束量子回路 / 超伝導回路 / 低消費電力 / 信号処理回路 / FFT |
Research Abstract |
Single-flux-quantum (SFQ) integrated circuits, which combine SFQ circuits with loss-less superconducting passive transmission lines (PTLs), have extremely high-speed and low-power abilities. In this study, a technique to connect SFQ logic gates directly with PTLs was studied and a new cell library was developed. It was demonstrated that the junction number and power consumption of SFQ circuits were considerably reduced with this technique. FFT signal processors were also developed based on this technique for their digital-signal-processor application, and their high-speed operation was demonstrated.
|
Research Products
(24 results)
-
-
-
-
[Journal Article] Design and Implementation of SFQ Half-Precision Floating-Point Adders2009
Author(s)
H. Park, Y. Yamanashi, K. Taketomi, N. Yoshikawa, M. Tanaka, K. Obata, Y. Itou, A. Fujimaki, N. Takagi, K. Takagi, S. Nagasawa
-
Journal Title
IEEE Trans. Appl. Superconductivity vol.19
Pages: 634-639
Peer Reviewed
-
-
-
-
[Journal Article] Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, CORE1beta2007
Author(s)
Y. Yamanashi, M. Tanaka, A. Akimoto, H. Park, Y. Kamiya, N. Irie, N. Yoshikawa, A. Fujimaki, H. Terai, Y. Hashimoto
-
Journal Title
IEEE Trans. Applied Superconductivity vol.17
Pages: 474-477
Peer Reviewed
-
-
-
-
-
-
-
-
-
-
[Presentation] (Invited) Recent development of Large-Scale reconfigurable data-paths using RSFQ Circuits2008
Author(s)
N. Yoshikawa, H. Park, H. Hara, K. Taketomi, Y. Yamanashi, I. Kataeva, R. Kasagi, S. Iwasaki, H. Akaike, A. Fujimaki, M. Tanaka, K. Obata, Y. Ito, K. Takagi, N. Takagi, H. Honda, K. Inoue, K. Murakami, S. Nagasawa, M. Hidaka
Organizer
Abstracts on 21st International Symposium on Superconductivity (ISS2008)
Place of Presentation
Tsukuba
Year and Date
20081027-20081029
-
[Presentation] (Invited) Design and Implementation of SFQ Half-Precision Floating-Point Adders2008
Author(s)
H. Park, Y. Yamanashi, K. Taketomi, N. Yoshikawa, M. Tanaka, K. Obata, Y. Itou, A. Fujimaki, N. Takagi, K. Takagi, S. Nagasawa
Organizer
2008 Applied Superconductivity Conference (ASC 2008)
Place of Presentation
Chicago
Year and Date
20080817-20080822
-
-
-
-
[Presentation] (Invited) Review of the CORE1 Microprocessor Project: Recent Development and Next Plans2007
Author(s)
N. Yoshikawa, M. Tanaka, Y. Yamanashi, N. Irie, H. Park, S. Iwasaki, K. Taketomi, A. Fujimaki, H. Terai, S. Yorozu
Organizer
Extended Abstract of 11th International Superconductivity Electronics Conference
Place of Presentation
Washington DC, USA
Year and Date
20070610-20070614
-