2021 Fiscal Year Final Research Report
Demonstration of wiring-driven integrated circuit system design theory utilizing multi-valued data transmission
| Project/Area Number |
18H01488
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Review Section |
Basic Section 21060:Electron device and electronic equipment-related
|
|---|
| Research Institution | Gunma University |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2018-04-01 – 2022-03-31
|
| Keywords | 高速信号伝送 / 多値論理 / 波形等化回路 / PAM-4 / イコライザ / 符号化技術 |
|---|
| Outline of Final Research Achievements |
In order to realize data communication in VLSI systems and data centers, etc., where higher speeds and capacities are required, this research examined the construction of a new concept of high-speed data transmission system design theory utilizing devices with multi-level coding, which is used in the next-generation high-speed data communication standards. In particular, "Waveform equalization techniques specific to 4-level signals" and "Eye-pattern evaluation of received signals" were studied. As research results, we developed elemental technologies such as digital-rich waveform equalization circuits, coding, and pre-distortion as waveform shaping technologies for PAM-4 data transmission, enabling evaluation of each technology on actual transmission lines and making it effective for testing multi-valued data transmission systems.
|
| Free Research Field |
集積回路工学
|
| Academic Significance and Societal Importance of the Research Achievements |
現在、VLSIシステムやデータセンター等において高速大容量データ伝送のニーズが高まっているが、配線の激増・伝送波形の劣化等が課題となっている。それに対し、無線通信で用いられている高度な符号化・信号処理技術が信号伝送の高性能化に適用可能な点に着目し、配線主体のVLSIシステムの設計理論体系を構築する点が本研究の学術的意義となる。
本研究成果は、微細化集積回路において、従来のデバイス主体の設計とは異なり、配線の高性能化に着目することによりデバイス性能を活かす新視点の集積回路設計手法であり、高速高効率データ伝送を目的としたVLSIシステム、データセンター等のインフラ実現に有効な技術と考えられる。
|
