2010 Fiscal Year Final Research Report
Model abstraction for accelerating TLM verification and test pattern generation
| Project/Area Number |
20300020
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Kyushu University |
|---|
Principal Investigator |
MATSUNAGA Yusuke Kyushu University, システム情報科学研究院, 准教授 (00336059)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
BABA Kensuke 九州大学, 付属図書館研究開発室, 准教授 (70380681)
YOSHIMURA Masayoshi 九州大学, システム情報科学研究院, 助教 (90452820)
|
|---|
| Project Period (FY) |
2008 – 2010
|
| Keywords | システムLSI / システムレベル検証 / テストパタン生成 |
|---|
| Research Abstract |
This research project is focusing to develop fundamental acceleration techniques for verification methodology on Transaction-Level Model. As outputs of the project, TLM translator, SMT solver, and logic synthesizer for FPGAs aiming to accelerate TLM simulation are developed.
|
Research Products
(10 results)
