2010 Fiscal Year Final Research Report
Development of a superconductive digital RF receiver by the sub-Terahertz circuit block implementation
| Project/Area Number |
20360169
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Communication/Network engineering
|
|---|
| Research Institution | Nagoya University |
|---|
Principal Investigator |
FUJIMAKI Akira Nagoya University, 工学研究科, 教授 (20183931)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
INOUE Masumi 名古屋大学, 大学院・工学研究科, 准教授 (00203258)
AKAIKE Hiroyuki 名古屋大学, 大学院・工学研究科, 助教 (20273287)
|
|---|
| Project Period (FY) |
2008 – 2010
|
| Keywords | 単一磁束量子 / 高温超伝導 / ブロック実装 / アナログ-デジタル変換器 |
|---|
| Research Abstract |
We tried to implement high-temperature-superconductor (HTS) circuits on Nb single flux quantum (SFQ) integrated circuits (ICs) with a block implementation technique for a digital RF receiver having wider band widths and higher sensitivity. The key component is an analog-to-digital converter (ADC) in such a receiver. In this study, we demonstrated 120-GHz operation of a modulator, the front-end part of an ADC, based on an HTS circuit. We also successfully demonstrated decimation filters and ADCs based on the SFQ ICs under a cryocooler. We have already finished development of a block implementation technique.
|
