2012 Fiscal Year Final Research Report
Research on abstract modelsof FPGAs and evaluation of hardware algorithms
| Project/Area Number |
21500016
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (C)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Fundamental theory of informatics
|
|---|
| Research Institution | Hiroshima University |
|---|
Principal Investigator |
NAKANO Koji 広島大学, 大学院・工学研究院, 教授 (30281075)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
ITO Yasuaki 広島大学, 大学院・工学研究院, 助教 (40397964)
|
|---|
| Project Period (FY) |
2009 – 2012
|
| Keywords | FPGA / アルゴリズム / 組込みハードウェア / ブロックRAM |
|---|
| Research Abstract |
We have investigated various approaches for accelerating computation using FPGAs and found a new approach that we call FDFM(Few DSP blocks and Few memory blocks) approach. Recent FPGAs have a number of embedded DSP blocks and memory blocks. The FDFM approach uses few DSP blocks and few memory blocks to install a co-processor to compute complicated computations. We have shown that RSA encryption, image pattern matching, etc. can be done very fast.
|
