Design Technology Development for Acceleration and Low Power Consumption in Digital Integrated Circuit

2016 Fiscal Year Final Research Report

• Project/Area Number: 26730029
• Research Category: Grant-in-Aid for Young Scientists (B)
• Allocation Type: Multi-year Fund
• Research Field: Computer system
• Research Institution: The University of Aizu
• Principal Investigator: Kohira Yukihide 会津大学, コンピュータ理工学部, 上級准教授 (00549298)
• Project Period (FY): 2014-04-01 – 2017-03-31
• Keywords: 集積回路設計自動化 / 低消費電力化 / 高速化 / 一般同期方式 / 多電源設計 / レイアウト設計

Outline of Final Research Achievements

In this research, we developed a design automation system that realized both acceleration and low power consumption. The developed system combined multiple power supply voltages in which power consumption is reduced by assigning appropriate power supply voltage to each COMS gate, and general-synchronous framework in which the clock frequency is improved by utilizing the clock skew efficiently. In computational experiments, the circuits obtained by the developed system simultaneously realized higher circuit performance and lower power consumption than that in conventional clock synchronous framework.

Free Research Field

集積回路設計自動化