Budget Amount *help 
¥2,300,000 (Direct Cost : ¥2,300,000)
Fiscal Year 1990 : ¥1,500,000 (Direct Cost : ¥1,500,000)
Fiscal Year 1989 : ¥800,000 (Direct Cost : ¥800,000)

Research Abstract 
Cyclic and successiveapproximation analogtodigital(A/D) converters have been developed for high accuracy, high speed data conversion. The former is composed of two 1b quantizers,each consisting of a unitygain buffer and a comparator, connected, in closedloop form. Cicurlating the analog voltage sequence between the two units, the cyclic A/D converter completes the nb conversion in (n/2+1) clock cycles. The pipeline A/D converter can also be realized by connecting the 1b quantizers in cascade, to update the nb parallel output every clock cycle. The successiveapproximation A/D converter of a comparator and a digitaltoanalog (D/A) converter. For easy implementation, a serial D/A converter is developed based on a new algorithm to start a conversion with the most significant bit. An input analog voltage is converted into its digital equivalent by being compared successively with the quantized threshold voltage sequence generated by the D/A converter. Thus, it requires n clock cycl
… More
es for nb conversion. In both converters, switchedcapacitor techniques are used for executing the conversion algorithms, and thus they lend themselves to monolithic implementations using CMOS process. Spice simulations assuming 3 mum CMOS process show that conversion accuracy and speed higher than 8b and 15 Mbps, respectively, can be expected from monolithic implementation of the cyclic A/D converter. A power consumption is estimated to be 50 mW for the 8b pipeline converter. A conversion accuracy higher than 11b is possible with monolithic implementation of the successiveapproximation A/D converter. The principles of operation and accuracy estimates have been confirmed by prototype converters built using discrete components. The cyclic A/D converter has also been fabricated using bipolar analog macro cells. The conversion accuracy at the conversion speed 1 Mbps was 7b. This was attributed to alarge droop in the sample/hold stage. Therefore, the accuracy can be much improved by using the buffer with high input impedance. The A/D converters developed here feature small device counts integrable onto small chip areas using a CMOS process, and thus are best suited for the front ends of hybrid analog and digital ASIC's. Less
