| Project/Area Number |
14350186
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
電子デバイス・機器工学
|
|---|
| Research Institution | KYOTO UNIVERSITY |
|---|
Principal Investigator |
ONODERA Hidetoshi KYOTO UNIVERSITY, Department of Communications and Computer Engineering, Professor, 情報学研究科, 教授 (80160927)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
KOBAYASHI Kazutoshi KYOTO UNIVERSITY, Department of Communications and Computer Engineering, Associate Professor, 情報学研究科, 助教授 (70252476)
HASHIMOTO Masanori Osaka University, Graduate School of Information Science & Technology, Associate Professor, 情報科学研究科, 助教授 (80335207)
|
|---|
| Project Period (FY) |
2002 – 2004
|
| Project Status |
Completed (Fiscal Year 2004)
|
| Budget Amount *help |
¥17,000,000 (Direct Cost: ¥17,000,000)
Fiscal Year 2004: ¥2,900,000 (Direct Cost: ¥2,900,000)
Fiscal Year 2003: ¥4,700,000 (Direct Cost: ¥4,700,000)
Fiscal Year 2002: ¥9,400,000 (Direct Cost: ¥9,400,000)
|
|---|
| Keywords | Signal Transmission / LSI / SerDes / 配線特性 / 高速信号伝達 / オンチップ伝送線路 / PLL / LC型PLL / リング型PLL / 性能予測 / RLC抽出 / LSI配線 / 伝送線路 / 配線構造 / ドライバ駆動力 / スパイラルインダクタ / 応答局面法 |
|---|
| Research Abstract |
This research develops a design methodology to distribute GHz on chip high-speed signals to each portion of an LSI. The research topics are as follows.
・A technique to analyze characteristics of wires for high-speed signal transmission.
・A technique to analyze characteristics of power & ground-line structures.
・A design scheme of CMOS circuits for a high-speed signal transmission.
・Future performance predictions of on-chip high-speed signal transmission.
We first evlauate on-chip transmission-lines with orthogonal ground wires by real chip measurement. Conventionally, orthogonal ground wires are ignored in the discussion about resistance and inductance. However measurement results and results of field solvers show orthogonal ground wires are not negligible in high frequency over 10GHz. The characteristic of transmission-lines depends on frequency. However in circuit simulation, frequency-independent interconnect model is commonly used. Therefore the frequency used to model interconnects is
… More
one of the crucial problems. We develop a method to decide the single frequency based on the interconnect length. When we extract the interconnect characteristics, return current distribution strongly affects to the interconnect characteristics. We propose a method to select power/ground(p/g) wires that should be considered as return-path.
We discuss an IR-drop aware p/g grid design and develop a method to insert p/g straps. The proposed method targets the circuits operating at low frequency where the inductance of p/g wires are negligible. As the operating frequency becomes higher, the inductance of the p/g wires has significant effect to the p/g noise. We evaluate p/g noise with various structure of p/g net and various operating condition. Experimental results show when on-chip inductance become significant in p/g noise.
Current mode logic(CML) realizes on-chip high performance circuits. CML circuits can operate faster than conventional static CMOS logic circuits. We also develop a design method for high-speed multiplexer composed of CML and static CMOS. Designed multiplexers are verified by real chip measurement. Phase-Locked-Loop(PLL) is also important component in high-speed circuits. We analyze the performance trend of PLLs by improvement of the fabrication process.
Conclusively we evaluate the performance of whole signaling system includes transmission-line, driver circuit and receiver circuit. Less
|
