• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Microcomputer with Embedded Field Programmable Device for Peripherals

Research Project

Project/Area Number 15K00072
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Computer system
Research InstitutionKanazawa University

Principal Investigator

Matsuda Yoshio  金沢大学, 電子情報学系, 教授 (20401896)

Project Period (FY) 2015-04-01 – 2018-03-31
Project Status Completed (Fiscal Year 2017)
Budget Amount *help
¥3,380,000 (Direct Cost: ¥2,600,000、Indirect Cost: ¥780,000)
Fiscal Year 2017: ¥2,210,000 (Direct Cost: ¥1,700,000、Indirect Cost: ¥510,000)
Fiscal Year 2016: ¥780,000 (Direct Cost: ¥600,000、Indirect Cost: ¥180,000)
Fiscal Year 2015: ¥390,000 (Direct Cost: ¥300,000、Indirect Cost: ¥90,000)
Keywordsリコンフィギャラブルシステム / マイクロコンピュータ / プログラマブルデバイス / シーケンサ / メモリ
Outline of Final Research Achievements

We have developed a new memory based reconfigurable device for microcomputer peripherals in a unit of megabit class embedded memory adding a few registers to a decoder part of memory. The essential parts of the proposed device were implemented on a FPGA and several microcomputer peripherals, for example, counters, timers, PWMs (Pulse Width Modulation), FIFOs (First In First Out), and etc., were reconfigured on the FPGA. The peripherals functions are verified on the implemented device on the FPGA. The proposed device was applied to a packet filter for virus check or a buffer memory for communications and verified that the device is useful not only for microcomputer peripherals but also for other systems.

Report

(4 results)
  • 2017 Annual Research Report   Final Research Report ( PDF )
  • 2016 Research-status Report
  • 2015 Research-status Report
  • Research Products

    (10 results)

All 2017 2016 2015

All Journal Article (3 results) (of which Peer Reviewed: 2 results) Presentation (5 results) (of which Int'l Joint Research: 2 results) Patent(Industrial Property Rights) (2 results)

  • [Journal Article] A 100-MHz 51.2-Gb/s Packet Lookup Engine with Automatic Table Update Function2017

    • Author(s)
      K. Imamura, R. Honda, Y. Kawamura, N. Miura, M. Urano, S. Shigematsu, T. Matsumura, and Y. Matsuda
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

      Volume: E100.A Issue: 10 Pages: 2123-2134

    • DOI

      10.1587/transfun.E100.A.2123

    • NAID

      130006109876

    • ISSN
      0916-8508, 1745-1337
    • Related Report
      2017 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A Field Programmable Sequencer and Memory with Middle Grained Programmability Optimized for MCU Peripherals2016

    • Author(s)
      Y. Kawamura, N. Okada, Y. Matsuda, T. Matsumura, H. Makino, and K. Arimoto
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

      Volume: E99.A Issue: 5 Pages: 917-928

    • DOI

      10.1587/transfun.E99.A.917

    • NAID

      130005148601

    • ISSN
      0916-8508, 1745-1337
    • Related Report
      2016 Research-status Report
    • Peer Reviewed
  • [Journal Article] 不一致検出とハッシュ探索に基づくパケット検索エンジンLSI2015

    • Author(s)
      川村嘉郁,今村幸祐,三浦直樹,浦野正美,重松智志,松村哲哉,松田吉雄
    • Journal Title

      電子情報通信学会技術報告

      Volume: VLD2015-118 Pages: 43-48

    • Related Report
      2015 Research-status Report
  • [Presentation] 検索ルールの自動登録・削除機能を有するパケット検索エンジンLSI2017

    • Author(s)
      川村嘉郁,今村幸祐,松村哲哉,松田吉雄
    • Organizer
      電子情報通信学会VLD研究会
    • Related Report
      2017 Annual Research Report
  • [Presentation] Automatic Rule Registration and Deletion Function on a Packet Lookup Engine LSI2016

    • Author(s)
      T. Matsumura, K. Imamura, Y. Kawamura, and Y. Matsuda
    • Organizer
      International Symposium on Intelligent Signal Processing and Communication Systems
    • Place of Presentation
      Phuket, Thailand
    • Year and Date
      2016-10-24
    • Related Report
      2016 Research-status Report
    • Int'l Joint Research
  • [Presentation] 不一致検出回路とハッシュ探索に基づくパケット検索エンジン2016

    • Author(s)
      川村嘉郁,今村幸祐,三浦直樹,浦野正美,重松智志,松田吉雄
    • Organizer
      2015年電子情報通信学会総合大会
    • Place of Presentation
      九州大学,福岡
    • Year and Date
      2016-03-15
    • Related Report
      2015 Research-status Report
  • [Presentation] A 100-MHz 51.2-Gb/s Packet Lookup Engine LSI Based on Mismatch Detection Circuit Combined with2015

    • Author(s)
      Y. Kawamura,K. Imamura,R. Honda,N. Miura,M. Urano,S. Shigematsu,and Y. Matsuda
    • Organizer
      2015 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)
    • Place of Presentation
      Bali,Indonesia
    • Year and Date
      2015-11-09
    • Related Report
      2015 Research-status Report
    • Int'l Joint Research
  • [Presentation] マイコン周辺回路用フィールドプログラマブルデバイスのLSI実装2015

    • Author(s)
      川村嘉郁,松村哲哉,今村幸祐,松田吉雄
    • Organizer
      2015年電子情報通信学会ソサイエティ大会
    • Place of Presentation
      東北大学,仙台
    • Year and Date
      2015-09-08
    • Related Report
      2015 Research-status Report
  • [Patent(Industrial Property Rights)] 通信用入出力装置2016

    • Inventor(s)
      川村智明,大輝晶子,重松智志,松田吉雄,今村幸祐 他3名
    • Industrial Property Rights Holder
      川村智明,大輝晶子,重松智志,松田吉雄,今村幸祐 他3名
    • Industrial Property Rights Type
      特許
    • Industrial Property Number
      2016-162568
    • Filing Date
      2016-08-23
    • Related Report
      2016 Research-status Report
  • [Patent(Industrial Property Rights)] 通信用入出力装置2016

    • Inventor(s)
      川村智明,大輝晶子,重松智志,松田吉雄,今村幸祐 他3名
    • Industrial Property Rights Holder
      川村智明,大輝晶子,重松智志,松田吉雄,今村幸祐 他3名
    • Industrial Property Rights Type
      特許
    • Industrial Property Number
      2016-162570
    • Filing Date
      2016-08-23
    • Related Report
      2016 Research-status Report

URL: 

Published: 2015-04-16   Modified: 2019-03-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi