Development of novel high speed transistor utilizing inter and intra band tunneling of carrier by GaAs molecular layer
| Project/Area Number |
16360014
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Applied materials science/Crystal engineering
|
|---|
| Research Institution | Semiconductor Research Institute |
|---|
Principal Investigator |
KURABAYASHI Toru Semiconductor Research Institute, 半導体研究所, 主任研究員 (90195537)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
NISHIZAWA Junichi Semiconductor Research Institute, 半導体研究所, 名誉所長 (20006208)
PLOTKA Piotr Semiconductor Research Institute, 半導体研究所, 主任研究員 (70270501)
HENMI Masahiro Semiconductor Research Institute, 半導体研究所, 研究補助員 (30419866)
HAMANO Tomoyuki Semiconductor Research Institute, 半導体研究所, 実験補助員
|
|---|
| Project Period (FY) |
2004 – 2006
|
| Project Status |
Completed (Fiscal Year 2006)
|
| Budget Amount *help |
¥11,600,000 (Direct Cost: ¥11,600,000)
Fiscal Year 2006: ¥2,500,000 (Direct Cost: ¥2,500,000)
Fiscal Year 2005: ¥2,500,000 (Direct Cost: ¥2,500,000)
Fiscal Year 2004: ¥6,600,000 (Direct Cost: ¥6,600,000)
|
|---|
| Keywords | low temperature growth / tunnel junction / ultra high speed device / static induction transistor / intra-band tunneling / inter-band tunneling / トンネルトランジスタ / タンネットダイオード / ガリウム砒素薄膜成長 / 分子層エピタキシー / 不純物添加技術 / 不純物添加 / 変調ドープ |
|---|
| Research Abstract |
As a basic technology to fabricate tunneling static induction transistor, GaAs molecular layer epitaxy has been developed. This method enables to grow ultra-thin layer of doped GaAs at the temperature of 265℃. A modulation doped method has been applied to fabricate heavily doped p+ and n+ layers, which are required to construct tunnel-junction. Some structures of p++(100nm)-n++(10nm)-i(100nm)-n+(substrate) have been fabricated and demonstrated as oscillating diodes, TUNNETT (Tunnelling Transit Time Diode). This TUNNETT operates by tunneling electron with transit time effect of the carrier. We achieved up to 708 GHz with fundamental-mode room temperature operation. This is a highest frequency of fundamental-mode oscillation in the electron device oscillators. This technology have been applied for tunneling transisitor, a intra-band tunneling transistor based on n+-p+-n+ source-drain structure, and a-inter-band tunneling transistor based on p+-n+ source-drain structure. The gate structure of these transistors, AlGaAs/GaAs MIS gate is also fabricated by low temperature molecular layer epitaxy. Some transistors are operated and analyzed, especially tunneling component of total current.
|
Report
(4 results)
Research Products
(22 results)
