• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Development of 1-bit signal processing system using low cost evaluation method of Delta Sigma modulator

Research Project

Project/Area Number 16K06350
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Communication/Network engineering
Research InstitutionNagoya Institute of Technology

Principal Investigator

HIRANO Satoshi  名古屋工業大学, 工学(系)研究科(研究院), 准教授 (90238379)

Project Period (FY) 2016-04-01 – 2019-03-31
Project Status Completed (Fiscal Year 2018)
Budget Amount *help
¥4,940,000 (Direct Cost: ¥3,800,000、Indirect Cost: ¥1,140,000)
Fiscal Year 2018: ¥650,000 (Direct Cost: ¥500,000、Indirect Cost: ¥150,000)
Fiscal Year 2017: ¥910,000 (Direct Cost: ¥700,000、Indirect Cost: ¥210,000)
Fiscal Year 2016: ¥3,380,000 (Direct Cost: ¥2,600,000、Indirect Cost: ¥780,000)
KeywordsΔΣ変調器 / FPGA / 1ビット信号処理 / 通信・ネットワーク工学 / 信号処理
Outline of Final Research Achievements

For 1-bit signal processing circuits, it was confirm that the method of realization by combination of the circuits of the basic minimum configuration unit was not effective in terms of circuit scale and accuracy, but the method of realization by the circuits of collective configuration of all functions will be a possibility of practical use. For the optimum design of the Delta-Sigma modulator, it was confirm that the proposed design of the third-order Delta-Sigma modulator by using the GA algorithm was effective. For the problems of the implementation, it was confirm that the low cost evaluation system of the Delta-Sigma modulator using 1-bit signal was realized with FPGA and PC without using an extremely high cost analog oscillator, and the proposed evaluation system will be useful for the developed 1-bit signal processing circuit.

Academic Significance and Societal Importance of the Research Achievements

ΔΣ変調器の最適設計については、3次ΔΣ変調器において従来よく用いられているアルゴリズムと比較してより高いSNRを実現する変調器、あるいはより最大入力信号振幅の大きい変調器の設計が可能であることから、ΔΣ変調器の設計が必要な分野にとって有益な結果である。
FPGAとPCを用いてアナログ発振器を用いない低コストである1ビット信号を用いたΔΣ変調器の評価システムを実現することができたことは、変調器単体の性能を低コストで評価することができることから、オーディオのみならず、計測制御システム、ウェアラブルデバイスなどΔΣ変調器をシステムに組み込む分野にとって有益な結果である。

Report

(4 results)
  • 2018 Annual Research Report   Final Research Report ( PDF )
  • 2017 Research-status Report
  • 2016 Research-status Report
  • Research Products

    (12 results)

All 2018 2017 2016

All Journal Article (3 results) (of which Peer Reviewed: 3 results,  Open Access: 3 results,  Acknowledgement Compliant: 1 results) Presentation (9 results) (of which Int'l Joint Research: 3 results)

  • [Journal Article] High-Precision Evaluation System Using High-Order Digital Δ∑ Modulator for Digital Audio System2018

    • Author(s)
      Otsu Yoshiaki、Hattori Junya、Hirano Satoshi、Goto Tomio
    • Journal Title

      Consumer Electronics (GCCE), 2018 IEEE 6th Global Conference on

      Volume: - Pages: 499-500

    • DOI

      10.1109/gcce.2018.8574658

    • Related Report
      2018 Annual Research Report
    • Peer Reviewed / Open Access
  • [Journal Article] Evaluation system for digital audio system under variable conditions2017

    • Author(s)
      Tsuge Kenta、Otsu Yoshiaki、Hirano Satoshi、Goto Tomio
    • Journal Title

      Consumer Electronics (GCCE), 2017 IEEE 6th Global Conference on

      Volume: - Pages: 1-2

    • DOI

      10.1109/gcce.2017.8229310

    • Related Report
      2017 Research-status Report
    • Peer Reviewed / Open Access
  • [Journal Article] Evaluation Method by High-Speed 1-Bit Stream for Digital Audio System2016

    • Author(s)
      Kenta Tsuge, Kazuya Okuma, Satoshi Hirano, Tomio Goto
    • Journal Title

      Consumer Electronics, 2016 IEEE 5th Global Conference on

      Volume: - Pages: 1-2

    • DOI

      10.1109/gcce.2016.7800457

    • Related Report
      2016 Research-status Report
    • Peer Reviewed / Open Access / Acknowledgement Compliant
  • [Presentation] High-Precision Evaluation System Using High-Order Digital Δ∑ Modulator for Digital Audio System2018

    • Author(s)
      Otsu Yoshiaki、Hattori Junya、Hirano Satoshi、Goto Tomio
    • Organizer
      IEEE 7th Global Conference on Consumer Electronics (GCCE2018)
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] 1bit 信号処理によるリソース効率化を目的とした周波数サンプリングフィルタの設計手法2018

    • Author(s)
      服部純也, 平野智, 後藤富朗
    • Organizer
      電気・電子・情報関係学会東海支部連合大会
    • Related Report
      2018 Annual Research Report
  • [Presentation] 1 ビット信号処理を用いた超音波距離推定の高速化2018

    • Author(s)
      浜口祐弥, , 吉野友弥, 平野智, 後藤富朗
    • Organizer
      電気・電子・情報関係学会東海支部連合大会
    • Related Report
      2018 Annual Research Report
  • [Presentation] 任意周波数条件を設定可能なΔΣ変調器の1ビット評価手法2017

    • Author(s)
      柘植 健太,大津 慶明,平野 智,後藤 富朗
    • Organizer
      電気・電子・情報関係学会東海支部連合大会
    • Related Report
      2017 Research-status Report
  • [Presentation] 遺伝的アルゴリズムによるΔΣ変調器の最適設計手法―実装を考慮した有効性の検討―2017

    • Author(s)
      世古 潤平,平野 智,後藤 富朗
    • Organizer
      電子情報通信学会ソサイエティ大会
    • Related Report
      2017 Research-status Report
  • [Presentation] FPGAを用いたΔΣ変調器のリアルタイム評価システムのGUIの改善2017

    • Author(s)
      大津 慶明,柘植 健太,平野 智,後藤 富朗
    • Organizer
      電子情報通信学会ソサイエティ大会
    • Related Report
      2017 Research-status Report
  • [Presentation] Evaluation system for digital audio system under variable conditions2017

    • Author(s)
      Tsuge Kenta、Otsu Yoshiaki、Hirano Satoshi、Goto Tomio
    • Organizer
      IEEE 6th Global Conference on Consumer Electronics (GCCE2017)
    • Related Report
      2017 Research-status Report
    • Int'l Joint Research
  • [Presentation] Evaluation Method by High-Speed 1-Bit Stream for Digital Audio System2016

    • Author(s)
      Kenta Tsuge, Kazuya Okuma, Satoshi Hirano, Tomio Goto
    • Organizer
      IEEE Global Conference on Consumer Electronics (GCCE2016)
    • Place of Presentation
      メルパルク京都(京都市)
    • Year and Date
      2016-10-11
    • Related Report
      2016 Research-status Report
    • Int'l Joint Research
  • [Presentation] 有効な探索を優先した遺伝的アルゴリズムによるΔΣ変調器の最適設計手法2016

    • Author(s)
      世古 潤平, 平野 智, 後藤 富朗
    • Organizer
      電子情報通信学会ソサイエティ大会
    • Place of Presentation
      北海道大学(札幌市)
    • Year and Date
      2016-09-20
    • Related Report
      2016 Research-status Report

URL: 

Published: 2016-04-21   Modified: 2020-03-30  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi