2次元半導体MoS2トランジスタにおける界面特性の理解と制御
Project/Area Number |
17J09690
|
Research Category |
Grant-in-Aid for JSPS Fellows
|
Allocation Type | Single-year Grants |
Section | 国内 |
Research Field |
Electron device/Electronic equipment
|
Research Institution | The University of Tokyo |
Principal Investigator |
方 楠 東京大学, 大学院工学系研究科, 特別研究員(DC2)
|
Project Period (FY) |
2017-04-26 – 2019-03-31
|
Project Status |
Completed (Fiscal Year 2018)
|
Budget Amount *help |
¥1,700,000 (Direct Cost: ¥1,700,000)
Fiscal Year 2018: ¥800,000 (Direct Cost: ¥800,000)
Fiscal Year 2017: ¥900,000 (Direct Cost: ¥900,000)
|
Keywords | MoS2 / interface / capacitance measurement / accumulation-mode FET / FET / quantum capacitance / interface states / density of states / MIT / impedance spectroscopy |
Outline of Annual Research Achievements |
The understanding of operation mode as well as interface are important for 2D materials based FET. An accumulation-mode FET model is developed based on a partial top-gate MoS2 FET. The operation mechanism of an accumulation-mode FET is validated and clarified by the capacitance measurement. A depletion capacitance-quantum capacitance transition is observed. The universal thickness scaling rule of 2D-FETs is then proposed, which provides guidance for future research on 2D materials. The interface properties of MoS2 is systematically investigated. For conduction band side, interface states are mainly attributed to Mo-S bond bending caused by the surface strain and the substrate roughness. For valance band side, the interface states mainly come from the sulfur vacancy induced defect-states.
|
Research Progress Status |
平成30年度が最終年度であるため、記入しない。
|
Strategy for Future Research Activity |
平成30年度が最終年度であるため、記入しない。
|
Report
(2 results)
Research Products
(10 results)